Welcome![Sign In][Sign Up]
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: cnt Download
 Description: Does the input clock frequency divided by 8 and divided by the number of sub-4 sub-frequency function
 Downloaders recently: [More information of uploader cacjj]
 To Search:
File list (Check if you may need any files):
cnt
...\cmp_state.ini
...\CNT2.asm.rpt
...\CNT2.bsf
...\CNT2.done
...\CNT2.fit.eqn
...\CNT2.fit.rpt
...\CNT2.flow.rpt
...\CNT2.map.eqn
...\CNT2.map.rpt
...\CNT2.pin
...\CNT2.pof
...\CNT2.qpf
...\CNT2.qsf
...\CNT2.qws
...\CNT2.sim.rpt
...\CNT2.sof
...\CNT2.tan.rpt
...\CNT2.tan.summary
...\CNT2.vhd
...\CNT2.vwf
...\db
...\..\CNT2-sim.vwf
...\..\CNT2.asm.qmsg
...\..\CNT2.cmp.cdb
...\..\CNT2.cmp.ddb
...\..\CNT2.cmp.hdb
...\..\CNT2.cmp.rdb
...\..\CNT2.cmp.tdb
...\..\CNT2.csf.qmsg
...\..\CNT2.db_info
...\..\CNT2.fit.qmsg
...\..\CNT2.hif
...\..\CNT2.icc
...\..\CNT2.map.cdb
...\..\CNT2.map.hdb
...\..\CNT2.map.qmsg
...\..\CNT2.pre_map.hdb
...\..\CNT2.project.hdb
...\..\CNT2.rtlv.hdb
...\..\CNT2.rtlv_sg.cdb
...\..\CNT2.rtlv_sg_swap.cdb
...\..\CNT2.sgdiff.cdb
...\..\CNT2.sgdiff.hdb
...\..\CNT2.signalprobe.cdb
...\..\CNT2.sim.hdb
...\..\CNT2.sim.qmsg
...\..\CNT2.sim.rdb
...\..\CNT2.tan.qmsg
...\..\CNT2_cmp.qrpt
...\..\CNT2_hier_info
...\..\CNT2_sim.qrpt
...\..\CNT2_syn_hier_info
...\sim.cfg
    

CodeBus www.codebus.net