Welcome![Sign In][Sign Up]
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: bijiaoqi Download
 Description: Written using Verilog four comparators, program debugging run without any problem.
 Downloaders recently: [More information of uploader herry9908]
 To Search:
File list (Check if you may need any files):
四位比较器
..........\.xhdl3.xref
..........\cmp.asm.rpt
..........\cmp.cdf
..........\cmp.done
..........\cmp.fit.eqn
..........\cmp.fit.rpt
..........\cmp.fit.smsg
..........\cmp.fit.summary
..........\cmp.flow.rpt
..........\cmp.map.eqn
..........\cmp.map.rpt
..........\cmp.map.summary
..........\cmp.pin
..........\cmp.pof
..........\cmp.qpf
..........\cmp.qsf
..........\cmp.qws
..........\cmp.sof
..........\cmp.tan.rpt
..........\cmp.tan.summary
..........\cmp.v
..........\cmp_assignment_defaults.qdf
..........\cmp_state.ini
..........\db
..........\..\cmp.asm.qmsg
..........\..\cmp.cbx.xml
..........\..\cmp.cmp.cdb
..........\..\cmp.cmp.hdb
..........\..\cmp.cmp.logdb
..........\..\cmp.cmp.rdb
..........\..\cmp.cmp.tdb
..........\..\cmp.cmp0.ddb
..........\..\cmp.dbp
..........\..\cmp.db_info
..........\..\cmp.eco.cdb
..........\..\cmp.fit.qmsg
..........\..\cmp.hier_info
..........\..\cmp.hif
..........\..\cmp.map.cdb
..........\..\cmp.map.hdb
..........\..\cmp.map.logdb
..........\..\cmp.map.qmsg
..........\..\cmp.pre_map.cdb
..........\..\cmp.pre_map.hdb
..........\..\cmp.psp
..........\..\cmp.pss
..........\..\cmp.rtlv.hdb
..........\..\cmp.rtlv_sg.cdb
..........\..\cmp.rtlv_sg_swap.cdb
..........\..\cmp.sgdiff.cdb
..........\..\cmp.sgdiff.hdb
..........\..\cmp.signalprobe.cdb
..........\..\cmp.sld_design_entry.sci
..........\..\cmp.sld_design_entry_dsc.sci
..........\..\cmp.syn_hier_info
..........\..\cmp.tan.qmsg
..........\..\cmp.tis_db_list.ddb
..........\..\cmp_cmp.qrpt
    

CodeBus www.codebus.net