Welcome![Sign In][Sign Up]
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: traffic Download
 Description: This procedure simulated the red yellow and green traffic lights at the junction of the change process, said the traffic lights with LED lights, and digital tube displays the remainder of the current state.- Red light duration is 30 seconds, yellow 3 seconds, the green light for 30 seconds
 Downloaders recently: [More information of uploader rongchao18]
 To Search:
File list (Check if you may need any files):
traffic.vhd
    

CodeBus www.codebus.net