Welcome！[Sign In] ！[Sign Up]！
Front-page it | Collect it | [中国-简体中文]
FAQ Fav
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: spi42 Download
 Description: The code is in line with VERILOG test, using C++ simulation SPI4.2 interface timing functions, needs to be compiled into a. Dll with the verilog simulation tools.
 Downloaders recently: [More information of uploader xinmei_rose]
 To Search:
File list (Check if you may need any files): 
spi42.h

CodeBus www.codebus.net