Welcome![Sign In][Sign Up]
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: EDA3 Download
 Description: Purpose of the experiment 1. Learning the general design of finite state machine 2. Serial sequence design. Second, the design requirements 1. Sequence of the first signal generator design 0111010011011010 2. And then design a sequence of signal detection, if the system detects the serial sequence of 11 010 output is " 1" , otherwise the output is " 0" , and its simulation and hardware testing.
 Downloaders recently: [More information of uploader UchihaYifan]
 To Search:
File list (Check if you may need any files):
EDA3.docx
    

CodeBus www.codebus.net