Welcome！[Sign In] ！[Sign Up]！
Front-page it | Collect it | [中国-简体中文]
FAQ Fav
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: pc_cfr_test_v3_1c Download
 Description: A modern communication system on the lower than the peak signal matlab algorithm for FPGA-based study of digital pre-distortion to achieve a certain effect!
 Downloaders recently: [More information of uploader tantanxina]
 To Search:
File list (Check if you may need any files): 
pc_cfr_test_v3_1c.m

CodeBus www.codebus.net