Welcome！[Sign In] ！[Sign Up]！
Front-page it | Collect it | [中国-简体中文]
FAQ Fav
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: clock_norst Download
 Description: Clock display, verilog code, the clock to achieve without the use of a reset signal, with the test file
 Downloaders recently: [More information of uploader 343896368]
 To Search:
File list (Check if you may need any files): 
clock.v
clock_test.v

CodeBus www.codebus.net