Welcome![Sign In][Sign Up]
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: new_RS_Verilog Download
 Description: This is arranges the decoding based on FPGA RS the actual example. I already debugged complete!
 Downloaders recently: [More information of uploader steef_lian]
 To Search:
File list (Check if you may need any files):
new_RS_Verilog\rs-codec-5-6.tgz
..............\rs-codec-8-2.tgz
..............\...........4\berlekamp.v
..............\............\chien-search.v
..............\............\codec
..............\............\data-rom.v
..............\............\decode.v
..............\............\encode.v
..............\............\inverse.v
..............\............\LGPL
..............\............\run
..............\............\syndrome.v
..............\............\test-bench.v
..............\rs-codec-8-4.tgz
..............\rs-codec-9-4.tgz
..............\rs-codec-8-4
new_RS_Verilog
    

CodeBus www.codebus.net