Welcome![Sign In][Sign Up]
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: Computer-Architecture-lab2 Download
 Description: Composition of experimental work computer 2, fpga development board, verilog language
 Downloaders recently: [More information of uploader xcdabaichi]
 To Search:
File list (Check if you may need any files):
09级计组实验_B班_31组_5090309744_谢聪_实验2代码\counter.gise
...............................................\counter.ise
...............................................\counter.ucf
...............................................\counter.v
...............................................\counter.xise
...............................................\countert.v
...............................................\countert_isim_beh.wdb
...............................................\countert_isim_par.wdb
...............................................\counter_1.v
...............................................\counter_guide.ncd
...............................................\counter_isim_beh.wdb
...............................................\counter_pa.log
...............................................\counter_pa_ports.v
...............................................\counter_summary.html
...............................................\........xdb\tmp\ise\version
...............................................\...........\...\...\__OBJSTORE__\HierarchicalDesign\HDProject\HDProject
...............................................\...........\...\...\............\..................\.........\HDProject_StrTbl
...............................................\...........\...\...\............\..................\__stored_object_table__
...............................................\...........\...\...\............\PnAutoRun\Scripts\RunOnce_tcl
...............................................\...........\...\...\............\.........\.......\RunOnce_tcl_StrTbl
...............................................\...........\...\...\............\.rojectNavigator\dpm_project_main\dpm_project_main
...............................................\...........\...\...\............\................\................\dpm_project_main_StrTbl
...............................................\...........\...\...\............\................Gui\CViewSelector
...............................................\...........\...\...\............\...................\CViewSelector_StrTbl
...............................................\...........\...\...\............\...................\File-SynthesisOnly
...............................................\...........\...\...\............\...................\File-SynthesisOnly_StrTbl
...............................................\...........\...\...\............\...................\Library-SynthesisOnly
...............................................\...........\...\...\............\...................\Library-SynthesisOnly_StrTbl
...............................................\...........\...\...\............\...................\Process-BehavioralSim-
...............................................\...........\...\...\............\...................\Process-BehavioralSim-DESUT_VERILOG
...............................................\...........\...\...\............\...................\Process-BehavioralSim-DESUT_VERILOG_StrTbl
...............................................\...........\...\...\............\...................\Process-BehavioralSim-_StrTbl
...............................................\...........\...\...\............\...................\Process-PostRouteSim-
...............................................\...........\...\...\............\...................\Process-PostRouteSim-DESUT_VERILOG
...............................................\...........\...\...\............\...................\Process-PostRouteSim-DESUT_VERILOG_StrTbl
...............................................\...........\...\...\............\...................\Process-PostRouteSim-_StrTbl
...............................................\...........\...\...\............\...................\Process-SynthesisOnly-
...............................................\...........\...\...\............\...................\Process-SynthesisOnly-DESUT_UCF
...............................................\...........\...\...\............\...................\Process-SynthesisOnly-DESUT_UCF_StrTbl
...............................................\......

CodeBus www.codebus.net