Welcome![Sign In][Sign Up]
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: bijiaoqi Download
 Description: verilog 9位数 3乘3 窗口比较器
 Downloaders recently: [More information of uploader zuozhenpeng]
 To Search:
File list (Check if you may need any files):
bijiaoqi\bijiaoqi.asm.rpt
........\bijiaoqi.done
........\bijiaoqi.eda.rpt
........\bijiaoqi.fit.rpt
........\bijiaoqi.fit.smsg
........\bijiaoqi.fit.summary
........\bijiaoqi.flow.rpt
........\bijiaoqi.map.rpt
........\bijiaoqi.map.smsg
........\bijiaoqi.map.summary
........\bijiaoqi.pin
........\bijiaoqi.pof
........\bijiaoqi.qpf
........\bijiaoqi.qsf
........\bijiaoqi.sof
........\bijiaoqi.sta.rpt
........\bijiaoqi.sta.summary
........\bijiaoqi.tis_db_list.ddb
........\bijiaoqi.v
........\bijiaoqi.v.bak
........\bijiaoqi_nativelink_simulation.rpt
........\db\bijiaoqi.ace_cmp.bpm
........\..\bijiaoqi.ace_cmp.cdb
........\..\bijiaoqi.ace_cmp.hdb
........\..\bijiaoqi.amm.cdb
........\..\bijiaoqi.asm.qmsg
........\..\bijiaoqi.asm.rdb
........\..\bijiaoqi.asm_labs.ddb
........\..\bijiaoqi.cbx.xml
........\..\bijiaoqi.cmp.bpm
........\..\bijiaoqi.cmp.cdb
........\..\bijiaoqi.cmp.hdb
........\..\bijiaoqi.cmp.kpt
........\..\bijiaoqi.cmp.logdb
........\..\bijiaoqi.cmp.rdb
........\..\bijiaoqi.cmp0.ddb
........\..\bijiaoqi.cmp1.ddb
........\..\bijiaoqi.cmp_merge.kpt
........\..\bijiaoqi.db_info
........\..\bijiaoqi.eco.cdb
........\..\bijiaoqi.eda.qmsg
........\..\bijiaoqi.fit.qmsg
........\..\bijiaoqi.hier_info
........\..\bijiaoqi.hif
........\..\bijiaoqi.idb.cdb
........\..\bijiaoqi.lpc.html
........\..\bijiaoqi.lpc.rdb
........\..\bijiaoqi.lpc.txt
........\..\bijiaoqi.map.bpm
........\..\bijiaoqi.map.cdb
........\..\bijiaoqi.map.hdb
........\..\bijiaoqi.map.kpt
........\..\bijiaoqi.map.logdb
........\..\bijiaoqi.map.qmsg
........\..\bijiaoqi.map_bb.cdb
........\..\bijiaoqi.map_bb.hdb
........\..\bijiaoqi.map_bb.logdb
........\..\bijiaoqi.pre_map.cdb
........\..\bijiaoqi.pre_map.hdb
........\..\bijiaoqi.rtlv.hdb
........\..\bijiaoqi.rtlv_sg.cdb
........\..\bijiaoqi.rtlv_sg_swap.cdb
........\..\bijiaoqi.sgdiff.cdb
........\..\bijiaoqi.sgdiff.hdb
........\..\bijiaoqi.sld_design_entry.sci
........\..\bijiaoqi.sld_design_entry_dsc.sci
........\..\bijiaoqi.smart_action.txt
........\..\bijiaoqi.smp_dump.txt
........\..\bijiaoqi.sta.qmsg
........\..\bijiaoqi.sta.rdb
........\..\bijiaoqi.sta_cmp.6_slow.tdb
........\..\bijiaoqi.syn_hier_info
........\..\bijiaoqi.tis_db_list.ddb
........\..\bijiaoqi.tmw_info
........\..\logic_util_heursitic.dat
........\..\prev_cmp_bijiaoqi.qmsg
........\incremental_db\compiled_partitions\bijiaoqi.db_info
........\..............\...................\bijiaoqi.root_partition.cmp.cdb
........\..............\...................\bijiaoqi.root_partition.cmp.dfp
........\..............\...................\bijiaoqi.root_partition.cmp.hdb
........\..............\...................\bijiaoqi.root_partition.cmp.kpt
........\..............\...................\bijiaoqi.root_partition.cmp.logdb
........\..............\...................\bijiaoqi.root_partition.cmp.rcfdb
........\..............\...................\bijiaoqi.root_partition.map.cdb
........\..............\...................\bijiaoqi.root_partition.map.dpi
........\..............\...................\bijiaoqi.root_partition.map.hbdb.cdb
........\..............\...................\bijiaoqi.root_partition.map.hbdb.hb_info
........\..............\...................\bijiaoqi.root_partition.map.hbdb.hdb
........\..............\...................\bijiaoqi.root_partition.map.hbdb.sig
........\..............\...................\bijiaoqi.root_partition.map.hdb
........\..............\...................\bijiaoqi.root_partition.map.kpt
........\..............\README
........\SEG7_LUT.v
........\simulation\modelsim\bijiaoqi.sft
........\..........\........\bijiaoqi.vo
........\..........\........\bijiaoqi.vt
........\..........\........\bijiaoqi.vt.bak
........\..........\........\bijiaoqi_fast.vo
........\..........\........\bijiaoqi_modelsim.xrf
........\..........\........\bijiaoqi_run_msim_rtl_verilog.do
    

CodeBus www.codebus.net