Welcome![Sign In][Sign Up]
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: clock Download
 Description: clk: standard clock signal, in this case, the frequency of 4Hz clk_1k: generate the alarm sound, chime sound clock signal, in this case the frequency of 1024Hz mode: Functional control signal 0: Chronograph function 1: The alarm clock function 2: Manually school-time functionality turn: access keys manually school function, the choice is to adjust hours or minutes If you long press the key, also make clear of the second signal for precise tone change: access key, and manually adjust each time you press the counter plus 1 If long, then in quick succession plus one for fast tune and timing hour, min, sec: This signal is output and display hours, minutes and seconds signal, All use a BCD count, drive six digital display time alert: Output signal to the speaker used to generate the alarm tone chime sound The alarm tone for the last 20 seconds of rapid beeping beep "tone, if hold down the" change "button, Can be shielded from the sound the whole point timekeeping w
 Downloaders recently: [More information of uploader sudalijj]
 To Search:
File list (Check if you may need any files):
多功能数字钟\clock.asm.rpt
............\clock.done
............\clock.fit.rpt
............\clock.fit.smsg
............\clock.fit.summary
............\clock.flow.rpt
............\clock.map.rpt
............\clock.map.summary
............\clock.pin
............\clock.pof
............\clock.qpf
............\clock.qsf
............\clock.qws
............\clock.sof
............\clock.tan.rpt
............\clock.tan.summary
............\clock.v
............\db\clock.asm.qmsg
............\..\clock.asm_labs.ddb
............\..\clock.cbx.xml
............\..\clock.cmp.cdb
............\..\clock.cmp.hdb
............\..\clock.cmp.kpt
............\..\clock.cmp.logdb
............\..\clock.cmp.rdb
............\..\clock.cmp.tdb
............\..\clock.cmp0.ddb
............\..\clock.cmp2.ddb
............\..\clock.dbp
............\..\clock.db_info
............\..\clock.eco.cdb
............\..\clock.fit.qmsg
............\..\clock.hier_info
............\..\clock.hif
............\..\clock.map.cdb
............\..\clock.map.hdb
............\..\clock.map.logdb
............\..\clock.map.qmsg
............\..\clock.pre_map.cdb
............\..\clock.pre_map.hdb
............\..\clock.psp
............\..\clock.rtlv.hdb
............\..\clock.rtlv_sg.cdb
............\..\clock.rtlv_sg_swap.cdb
............\..\clock.sgdiff.cdb
............\..\clock.sgdiff.hdb
............\..\clock.signalprobe.cdb
............\..\clock.sld_design_entry.sci
............\..\clock.sld_design_entry_dsc.sci
............\..\clock.syn_hier_info
............\..\clock.tan.qmsg
............\db
多功能数字钟
    

CodeBus www.codebus.net