Welcome![Sign In][Sign Up]
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: ex15_logic_analysis Download
 Description: fpga hardware logic analyzer using the vga output to the display
 Downloaders recently: [More information of uploader mx.dmtech]
 To Search:
File list (Check if you may need any files):
ex15_logic_analysis\logic_analysis\char_rom.bsf
...................\..............\char_rom.qip
...................\..............\char_rom.v
...................\..............\char_rom_bb.v
...................\..............\char_rom_data.mif
...................\..............\char_rom_data.rar
...................\..............\char_rom_inst.v
...................\..............\char_rom_wave0.jpg
...................\..............\char_rom_waveforms.html
...................\..............\Ch_rom.qip
...................\..............\db\altsyncram_0e71.tdf
...................\..............\..\altsyncram_5m31.tdf
...................\..............\..\altsyncram_dg61.tdf
...................\..............\..\altsyncram_fc61.tdf
...................\..............\..\altsyncram_hd51.tdf
...................\..............\..\altsyncram_lp51.tdf
...................\..............\..\altsyncram_n0a1.tdf
...................\..............\..\altsyncram_op51.tdf
...................\..............\..\altsyncram_ql51.tdf
...................\..............\..\altsyncram_u0a1.tdf
...................\..............\..\cntr_0df.tdf
...................\..............\..\logic_analysis.asm.qmsg
...................\..............\..\logic_analysis.cbx.xml
...................\..............\..\logic_analysis.cmp.bpm
...................\..............\..\logic_analysis.cmp.cdb
...................\..............\..\logic_analysis.cmp.ecobp
...................\..............\..\logic_analysis.cmp.hdb
...................\..............\..\logic_analysis.cmp.kpt
...................\..............\..\logic_analysis.cmp.logdb
...................\..............\..\logic_analysis.cmp.rdb
...................\..............\..\logic_analysis.cmp0.ddb
...................\..............\..\logic_analysis.cmp_merge.kpt
...................\..............\..\logic_analysis.db_info
...................\..............\..\logic_analysis.eco.cdb
...................\..............\..\logic_analysis.eda.qmsg
...................\..............\..\logic_analysis.fit.qmsg
...................\..............\..\logic_analysis.hier_info
...................\..............\..\logic_analysis.hif
...................\..............\..\logic_analysis.lpc.html
...................\..............\..\logic_analysis.lpc.rdb
...................\..............\..\logic_analysis.lpc.txt
...................\..............\..\logic_analysis.map.bpm
...................\..............\..\logic_analysis.map.cdb
...................\..............\..\logic_analysis.map.ecobp
...................\..............\..\logic_analysis.map.hdb
...................\..............\..\logic_analysis.map.kpt
...................\..............\..\logic_analysis.map.logdb
...................\..............\..\logic_analysis.map.qmsg
...................\..............\..\logic_analysis.map_bb.cdb
...................\..............\..\logic_analysis.map_bb.hdb
...................\..............\..\logic_analysis.map_bb.logdb
...................\..............\..\logic_analysis.pre_map.cdb
...................\..............\..\logic_analysis.pre_map.hdb
...................\..............\..\logic_analysis.rpp.qmsg
...................\..............\..\logic_analysis.rtlv.hdb
...................\..............\..\logic_analysis.rtlv_sg.cdb
...................\..............\..\logic_analysis.rtlv_sg_swap.cdb
...................\..............\..\logic_analysis.sgate.rvd
...................\..............\..\logic_analysis.sgate_sm.rvd
...................\..............\..\logic_analysis.sgdiff.cdb
...................\..............\..\logic_analysis.sgdiff.hdb
...................\..............\..\logic_analysis.sld_design_entry.sci
...................\..............\..\logic_analysis.sld_design_entry_dsc.sci
...................\..............\..\logic_analysis.sta.qmsg
...................\..............\..\logic_analysis.sta.rdb
...................\..............\..\logic_analysis.sta_cmp.8_slow.tdb
...................\..............\..\logic_analysis.syn_hier_info
...................\..............\..\l

CodeBus www.codebus.net