Welcome![Sign In][Sign Up]
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: cvvhhdl_vgao Download
 Description: The color bar signal generator using the module: VGA interface, the pulse along the module, the clock source module. Use these steps: 1. Turn on the power+5V2. Signal connected to the table below will the 1K30 signal with the actual module connected. 3.1K30 plate board to connect the parallel cable and program source code to load. The color display out of line with the VGA interface of the device is connected. The color bar signal can be displayed, the device in the color bar can be used directly by MS1 change the pulse along the module button.
 Downloaders recently: [More information of uploader citess]
 To Search:
File list (Check if you may need any files):
cvvhhdl_vgao\vga\LIB.DLS
............\...\U0582911.DLS
............\...\U0692981.DLS
............\...\U7145465.DLS
............\...\vgacolor.acf
............\...\vgacolor.doc
............\...\vgacolor.fit
............\...\vgacolor.hex
............\...\vgacolor.hif
............\...\vgacolor.mmf
............\...\vgacolor.ndb
............\...\vgacolor.pin
............\...\vgacolor.pof
............\...\vgacolor.rpt
............\...\vgacolor.snf
............\...\vgacolor.sof
............\...\VGACOLOR.sym
............\...\vgacolor.ttf
............\...\vgacolor.vhd
............\...\彩条信号发生器示例使用说明.doc
............\vga
cvvhhdl_vgao
    

CodeBus www.codebus.net