Description: This experiment is the trigger of VHDL realize, will be basically RS flip-flop, synchronous RS flip-flop, the integrated JK flip-flop, D flip-flops simultaneously integrated in a CPLD chip to simulate its functionality, and to study their mutual transformation approach.
To Search:
File list (Check if you may need any files):
VHDL_trigger.doc
Download