Welcome![Sign In][Sign Up]
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: FREQ-DIV-50MHz-to-64kHz Download
 Description: Frequency divider implement on DE1 board, Clock in (OSC = 50MHz)to 64kHz
 Downloaders recently: [More information of uploader kingdiaw]
 To Search:
File list (Check if you may need any files):
 

FREQ DIV 50MHz to 64kHz\clk64kHz-KingDiaw-PC.qws
.......................\clk64kHz.asm.rpt
.......................\clk64kHz.done
.......................\clk64kHz.fit.rpt
.......................\clk64kHz.fit.summary
.......................\clk64kHz.flow.rpt
.......................\clk64kHz.map.rpt
.......................\clk64kHz.map.summary
.......................\clk64kHz.pin
.......................\clk64kHz.pof
.......................\clk64kHz.qpf
.......................\clk64kHz.qsf
.......................\clk64kHz.qws
.......................\clk64kHz.sim.rpt
.......................\clk64kHz.sof
.......................\clk64kHz.tan.rpt
.......................\clk64kHz.tan.summary
.......................\clk64kHz.vhd
.......................\clk64kHz.vhd.bak
.......................\clk64kHz.vwf
.......................\db\clk64kHz.asm.qmsg
.......................\..\clk64kHz.asm.rdb
.......................\..\clk64kHz.asm_labs.ddb
.......................\..\clk64kHz.cbx.xml
.......................\..\clk64kHz.cmp.bpm
.......................\..\clk64kHz.cmp.cdb
.......................\..\clk64kHz.cmp.ecobp
.......................\..\clk64kHz.cmp.hdb
.......................\..\clk64kHz.cmp.kpt
.......................\..\clk64kHz.cmp.logdb
.......................\..\clk64kHz.cmp.rdb
.......................\..\clk64kHz.cmp.tdb
.......................\..\clk64kHz.cmp0.ddb
.......................\..\clk64kHz.cmp2.ddb
.......................\..\clk64kHz.cmp_merge.kpt
.......................\..\clk64kHz.db_info
.......................\..\clk64kHz.eco.cdb
.......................\..\clk64kHz.eds_overflow
.......................\..\clk64kHz.fit.qmsg
.......................\..\clk64kHz.fnsim.cdb
.......................\..\clk64kHz.fnsim.hdb
.......................\..\clk64kHz.fnsim.qmsg
.......................\..\clk64kHz.hier_info
.......................\..\clk64kHz.hif
.......................\..\clk64kHz.lpc.html
.......................\..\clk64kHz.lpc.rdb
.......................\..\clk64kHz.lpc.txt
.......................\..\clk64kHz.map.bpm
.......................\..\clk64kHz.map.cdb
.......................\..\clk64kHz.map.ecobp
.......................\..\clk64kHz.map.hdb
.......................\..\clk64kHz.map.kpt
.......................\..\clk64kHz.map.logdb
.......................\..\clk64kHz.map.qmsg
.......................\..\clk64kHz.map_bb.cdb
.......................\..\clk64kHz.map_bb.hdb
.......................\..\clk64kHz.map_bb.logdb
.......................\..\clk64kHz.pre_map.cdb
.......................\..\clk64kHz.pre_map.hdb
.......................\..\clk64kHz.rtlv.hdb
.......................\..\clk64kHz.rtlv_sg.cdb
.......................\..\clk64kHz.rtlv_sg_swap.cdb
.......................\..\clk64kHz.sgdiff.cdb
.......................\..\clk64kHz.sgdiff.hdb
.......................\..\clk64kHz.sim.cvwf
.......................\..\clk64kHz.sim.hdb
.......................\..\clk64kHz.sim.qmsg
.......................\..\clk64kHz.sim.rdb
.......................\..\clk64kHz.simfam
.......................\..\clk64kHz.sld_design_entry.sci
.......................\..\clk64kHz.sld_design_entry_dsc.sci
.......................\..\clk64kHz.smart_action.txt
.......................\..\clk64kHz.syn_hier_info
.......................\..\clk64kHz.tan.qmsg
.......................\..\clk64kHz.tis_db_list.ddb
.......................\..\logic_util_heursitic.dat
.......................\..\prev_cmp_clk64kHz.qmsg
.......................\..\prev_cmp_clk64kHz.sim.qmsg
.......................\..\wed.wsf
.......................\incremental_db\compiled_partitions\clk64kHz.root_partition.cmp.cdb
.......................\..............\...................\clk64kHz.root_partition.cmp.dfp
.......................\..............\...................\clk64kHz.root_partition.cmp.hdb
.......................\..............\...................\clk64kHz.root_partition.cmp.kpt
.......................\..............\...................\clk64kHz.root_partition.cmp.logdb
.......................\..............\...................\clk64kHz.root_partition.cmp.rc

CodeBus www.codebus.net