Welcome![Sign In][Sign Up]
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: Four-quiz-Responder Download
  • Category:
  • VHDL-FPGA-Verilog
  • Tags:
  • File Size:
  • 257kb
  • Update:
  • 2014-09-16
  • Downloads:
  • 0 Times
  • Uploaded by:
  • YCZ
 Description: Using VHDL language quiz four Responder.Responder main function modules are: 1, for the first answer to identify and latch signal 2, scoring function. 3, digital display 4, answer limited functionality. In this design focuses answer, scoring and warning functions.
 Downloaders recently: [More information of uploader YCZ]
 To Search:
File list (Check if you may need any files):
 

四路智力抢答器\四路智力竞赛抢答器\ch4_qiangdaqi.asm.rpt
..............\..................\ch4_qiangdaqi.done
..............\..................\ch4_qiangdaqi.fit.rpt
..............\..................\ch4_qiangdaqi.fit.summary
..............\..................\ch4_qiangdaqi.flow.rpt
..............\..................\ch4_qiangdaqi.map.rpt
..............\..................\ch4_qiangdaqi.map.summary
..............\..................\ch4_qiangdaqi.pin
..............\..................\ch4_qiangdaqi.pof
..............\..................\ch4_qiangdaqi.qpf
..............\..................\ch4_qiangdaqi.qsf
..............\..................\ch4_qiangdaqi.qws
..............\..................\ch4_qiangdaqi.sim.rpt
..............\..................\ch4_qiangdaqi.sof
..............\..................\ch4_qiangdaqi.tan.rpt
..............\..................\ch4_qiangdaqi.tan.summary
..............\..................\daojishi.vhd
..............\..................\daojishi.vhd.bak
..............\..................\daojishi.vwf
..............\..................\.b\add_sub_anh.tdf
..............\..................\..\add_sub_cnh.tdf
..............\..................\..\ch4_qiangdaqi.asm.qmsg
..............\..................\..\ch4_qiangdaqi.cbx.xml
..............\..................\..\ch4_qiangdaqi.cmp.cdb
..............\..................\..\ch4_qiangdaqi.cmp.hdb
..............\..................\..\ch4_qiangdaqi.cmp.logdb
..............\..................\..\ch4_qiangdaqi.cmp.rdb
..............\..................\..\ch4_qiangdaqi.cmp.tdb
..............\..................\..\ch4_qiangdaqi.cmp0.ddb
..............\..................\..\ch4_qiangdaqi.dbp
..............\..................\..\ch4_qiangdaqi.db_info
..............\..................\..\ch4_qiangdaqi.eco.cdb
..............\..................\..\ch4_qiangdaqi.eds_overflow
..............\..................\..\ch4_qiangdaqi.fit.qmsg
..............\..................\..\ch4_qiangdaqi.fnsim.cdb
..............\..................\..\ch4_qiangdaqi.fnsim.hdb
..............\..................\..\ch4_qiangdaqi.fnsim.qmsg
..............\..................\..\ch4_qiangdaqi.hier_info
..............\..................\..\ch4_qiangdaqi.hif
..............\..................\..\ch4_qiangdaqi.map.cdb
..............\..................\..\ch4_qiangdaqi.map.hdb
..............\..................\..\ch4_qiangdaqi.map.logdb
..............\..................\..\ch4_qiangdaqi.map.qmsg
..............\..................\..\ch4_qiangdaqi.pre_map.cdb
..............\..................\..\ch4_qiangdaqi.pre_map.hdb
..............\..................\..\ch4_qiangdaqi.psp
..............\..................\..\ch4_qiangdaqi.pss
..............\..................\..\ch4_qiangdaqi.rtlv.hdb
..............\..................\..\ch4_qiangdaqi.rtlv_sg.cdb
..............\..................\..\ch4_qiangdaqi.rtlv_sg_swap.cdb
..............\..................\..\ch4_qiangdaqi.sgdiff.cdb
..............\..................\..\ch4_qiangdaqi.sgdiff.hdb
..............\..................\..\ch4_qiangdaqi.sim.cvwf
..............\..................\..\ch4_qiangdaqi.sim.hdb
..............\..................\..\ch4_qiangdaqi.sim.qmsg
..............\..................\..\ch4_qiangdaqi.sim.rdb
..............\..................\..\ch4_qiangdaqi.sld_design_entry.sci
..............\..................\..\ch4_qiangdaqi.sld_design_entry_dsc.sci
..............\..................\..\ch4_qiangdaqi.syn_hier_info
..............\..................\..\ch4_qiangdaqi.tan.qmsg
..............\..................\..\mux_fdc.tdf
..............\..................\..\mux_vbc.tdf
..............\..................\..\prev_cmp_ch4_qiangdaqi.asm.qmsg
..............\..................\..\prev_cmp_ch4_qiangdaqi.fit.qmsg
..............\..................\..\prev_cmp_ch4_qiangdaqi.map.qmsg
..............\..................\..\prev_cmp_ch4_qiangdaqi.sim.qmsg
..............\..................\..\prev_cmp_ch4_qiangdaqi.tan.qmsg
..............\..................\..\wed.wsf
..............\..................\jianbie.vhd
..............\..................\jianbie.vhd.bak
.

CodeBus www.codebus.net