Description: UART baudrate generator, transmitter and receiver and its integrated circuit are implemented by FPGA device. Using Veriolog-HDL describes and integrates these three functional modules,then simulatinjg by Modelsim,and debugging by serial debugger, eventually get a universal asynchronous receiver and transmitter.
To Search:
File list (Check if you may need any files):
FPGA_verilog_uart串口收发代码说明文档.doc
FPGA_verilog_uart串口收发代码.docx
Download