Welcome![Sign In][Sign Up]
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: chap9 Download
 Description: With the assign statement describing the three-state gate, three-state bi-directional drive, 3-8 decoder ,8-3 priority encoder, etc.
 Downloaders recently: [More information of uploader 511293640]
 To Search:
File list (Check if you may need any files):
bidir.v
bidir2.v
code_83.v
decode47.v
decoder_38.v
dff.v
dff1.v
dff2.v
encoder8_3.v
gate1.v
gate2.v
gate3.v
jk_ff.v
johnson.v
latch_1.v
latch_2.v
latch_8.v
mac.v
mac_tp.v
map_lpm_ram.v
mpc.v
mpc_tp.v
mux_case.v
mux_if.v
parity.v
ram256x8.v
reg8.v
rom.v
serial_pal.v
shifter.v
tri_1.v
tri_2.v
updown_count.v
    

CodeBus www.codebus.net