Welcome![Sign In][Sign Up]
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: 5 Download
 Description: Marquee design for artistic control of 16 LED display, designed four kinds of display modes: S0, from left to right by-light LED S1, right to left one by one lit LED S2, the middle from both sides to light up one by one LED S3 from the middle to the side-by-light LED. Cycle 4 model, the reset button control system and stop running. Input: Continuous pulse, logic switches output: LED lamp.
 Downloaders recently: [More information of uploader liandxue]
 To Search:
  • [homework32] - This is a 32-bit shift register, is prep
  • [MCUBUS] - MCU VHDL
  • [worka] - vhdl language implementation of the 16 b
  • [lcdasegaled] - lcd display Seven-Segment LED Display Ma
  • [XHdl] - Programs written in the vhdl verilog pro
File list (Check if you may need any files):
第五次实验\pmd3.hex
..........\pmd3.vhd
第五次实验
    

CodeBus www.codebus.net