Welcome![Sign In][Sign Up]
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: lab1 Download
 Description: labs in verilog it consists of lab work from design of mux adders from primitives
 To Search:
File list (Check if you may need any files):
lab1\rtl\.alu_8.v.swp
....\...\add_sub4.v
....\...\alu4.v
....\...\b2g.v
....\...\decoder3x8.v
....\...\eg1.v
....\...\encoder4x2.v
....\...\fulladder.v
....\...\g2b.v
....\...\multiplier.v
....\...\mux2_1.v
....\...\mux8_1.v
....\...\xor_3.v
....\rtl
lab1
    

CodeBus www.codebus.net