Welcome![Sign In][Sign Up]
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: shuziluoji Download
 Description: VHDL design course design a digital lock easy lock circuit, the lock should be subject to three decimal consistent with the provisions of the digital code when opened, the corresponding indicator light If you receive does not match the prescribed code or unlocking procedure is wrong, that the wrong light.
 Downloaders recently: [More information of uploader tianyi.0214]
 To Search:
File list (Check if you may need any files):
shuziluoji\24jinzhi.acf
..........\24jinzhi.gdf
..........\24jinzhi.hif
..........\24jinzhi.snf
..........\24jinzhi.sof
..........\24jinzhi.sym
..........\60jinzhi.gdf
..........\60jinzhi.snf
..........\60jinzhi.sof
..........\60jinzhi.sym
..........\8.gdf
..........\8.snf
..........\clock.acf
..........\clock.gdf
..........\clock.hif
..........\clock.scf
..........\clock.snf
..........\clock.sym
..........\mux8-1.acf
..........\mux8-1.fit
..........\mux8-1.gdf
..........\mux8-1.hif
..........\mux8-1.mmf
..........\mux8-1.ndb
..........\mux8-1.pin
..........\mux8-1.pof
..........\mux8-1.rpt
..........\mux8-1.snf
..........\mux8-1.sym
..........\shiyan\er.snf
..........\......\er.vhd
..........\......\ess.mmf
..........\......\ess.scf
..........\......\ess.snf
..........\......\ESS.sym
..........\......\ess.vhd
..........\......\ls.snf
..........\......\ls.vhd
..........\......\sb.mmf
..........\......\sb.scf
..........\......\sb.snf
..........\......\SB.sym
..........\......\sb.vhd
..........\......\shi.snf
..........\......\shi.vhd
..........\zuoye.gdf
..........\zuoye.snf
..........\shiyan
shuziluoji
    

CodeBus www.codebus.net