Welcome![Sign In][Sign Up]
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: hw3 Download
 Description: Write VHDL codes to model an 8-bit counter that counts every second. It counts from your last two digits of your student ID to your next two digits of your student ID. If the last two digits are greater than the next two digits, the counters counts down otherwise, it counts up. The counter should have asynchronous set input to set the count to your last two digits of your student ID, synchronous clear input to clear the count to 0, and enable input to enable counting. For now, you may assume that the clock to the counter is a 1 Hz clock. For subsequent homework, you need to design a circuit that generates the 1 Hz clock signal from the 50 MHz system clock.
 Downloaders recently: [More information of uploader patel_vinay11]
 To Search:
  • [equivalent_sample] - FPGA-based equivalent sampling system de
  • [xilinx] - it contils more vhdl codings and is very
File list (Check if you may need any files):
hw3\counter.asm.rpt
...\counter.done
...\counter.fit.rpt
...\counter.fit.smsg
...\counter.fit.summary
...\counter.flow.rpt
...\counter.map.rpt
...\counter.map.summary
...\counter.pin
...\counter.pof
...\counter.qpf
...\counter.qsf
...\counter.qws
...\counter.sim.rpt
...\counter.sof
...\counter.tan.rpt
...\counter.tan.summary
...\counter.vhd
...\counter.vwf
...\counter_assignment_defaults.qdf
...\db\counter.cbx.xml
...\..\counter.db_info
...\..\counter.eco.cdb
...\..\counter.eds_overflow
...\..\counter.fnsim.cdb
...\..\counter.fnsim.hdb
...\..\counter.fnsim.qmsg
...\..\counter.hier_info
...\..\counter.sim.hdb
...\..\counter.sim.qmsg
...\..\counter.sim.rdb
...\..\counter.simfam
...\..\counter.sim_ori.vwf
...\..\counter.sld_design_entry.sci
...\..\counter.sld_design_entry_dsc.sci
...\..\prev_cmp_counter.asm.qmsg
...\..\prev_cmp_counter.fit.qmsg
...\..\prev_cmp_counter.map.qmsg
...\..\prev_cmp_counter.qmsg
...\..\prev_cmp_counter.sim.qmsg
...\..\prev_cmp_counter.tan.qmsg
...\..\wed.wsf
...\incremental_db\compiled_partitions\counter.root_partition.cmp.atm
...\..............\...................\counter.root_partition.cmp.dfp
...\..............\...................\counter.root_partition.cmp.hdbx
...\..............\...................\counter.root_partition.cmp.kpt
...\..............\...................\counter.root_partition.cmp.logdb
...\..............\...................\counter.root_partition.cmp.rcf
...\..............\...................\counter.root_partition.map.atm
...\..............\...................\counter.root_partition.map.dpi
...\..............\...................\counter.root_partition.map.hdbx
...\..............\...................\counter.root_partition.map.kpt
...\..............\README
...\printout\counter.pdf
...\........\functional waveform 1.jpg
...\........\functional waveform 2.jpg
...\........\functional waveform 3.jpg
    

CodeBus www.codebus.net