Description: The routines including seven order pseudo-random sequence generator, sequence yards detector, parity validator, CRC (cyclic redundancy) validator, and with FPGA code and simulation.
To Search:
File list (Check if you may need any files):
sequential detactor.doc