Description: The circuit consists of seven main modules: clock generation module is used to generate 1KHz scan clock and 1Hz clock frequency module for 1Hz clock signal frequency measurement/calibration selection module for function selection count module for the input the cp signal count deposit options, alarm deposit signal circuit according to the selected range and display units, within the selected range alarm latch latches to be displayed scanning display module at 1KHz the scan clock, scan the three digits, and displays the results.
To Search:
File list (Check if you may need any files):
VHDL.txt
Download