Welcome！[Sign In] ！[Sign Up]！
Front-page it | Collect it | [中国-简体中文]
FAQ Fav
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: lab6-3-8DECODER Download
 Description: Digital design and computer architecture: use verilog language describe 3-8 decoder design and implementation
 Downloaders recently: [More information of uploader FANFAN]
 To Search:
File list (Check if you may need any files): 
 

sim_decoder.v
实验报告lab6.docx
decoder3_8.v

CodeBus www.codebus.net