Welcome![Sign In][Sign Up]
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: FPGA_实时时钟设计 Download
 Description: By configuring DS1302 chip to monitor the real-time clock, we select the time that we want to display on the digital tube by controlling 2 keys. Press key 1 to show the week, press the key 2 to show the year and month, not according to the display time, so that the display of the display of the display of our digital table.
 Downloaders recently: [More information of uploader 硅渣渣]
 To Search:
File list (Check if you may need any files):
FilenameSizeDate
FPGA_实时时钟设计.docx 360189 2017-06-21

CodeBus www.codebus.net