Description: The FPGA language written in Verilog implements the source of the hardware floating point multiplier, and completes the floating point multiplication operation in two clock cycles.
To Search:
File list (Check if you may need any files):
| Filename | Size | Date |
|---|
| float2fix32.v | 3500 | 2017-10-23
|
| float_mult32x32.v | 3943 | 2017-10-23 |
Download