Welcome！[Sign In] ！[Sign Up]！
Front-page it | Collect it | [中国-简体中文]
FAQ Fav
Location:
Search - 曼彻斯特编解码

Search list

[Communication] 曼彻斯特码

Description: 今天看了一下从fpga上下的曼彻斯特编解码的程序，感觉不是很清楚，仿真了一下，更迷茫了，大家看看为啥这程序要这么编呢？ 程序比较长，不过写的应该还是不错的，看了后应该有收获。 总的思路是这样： 1 通过一个高频的时钟检测wrn信号，如果检测到上升沿，则表明开始编码，将输入的8位数据转为串行，并编码，然后输出。 2 定时信号是从高频时钟16分频后得到的，在wrn上升沿后16分频使能，在编码结束后禁止分频输出。 3 no_bits_sent记录串行输出的位数，应该是从0010到1001输出串行信号，到1010时编码结束，输出tbre表明编码完成。 问题是no_bits_sent在到了1010后还是会继续增加，直到1111，然后clk1x_enable 就为0，无法分频，clk1x就为一直流信号。这样当clk1x_enable再次为1的时候，no_bits_sent也不会增加，在1111上不变，clk1x_enable又会回到0了。 -today they simply watched from across the Manchester encoding and decoding process, not feeling very well, simulation a bit more confused, we look at procedures to be ready this series so? Procedures longer, but should still write good, it should have read harvest. The thinking is this : one by a high-frequency clock signal detection international, if detected rising edge, it indicates the beginning of coding will be entered into the eight to serial data and coding, and then output. Two timing signals from the high-frequency clock frequency 16 hours after the the international rising edge after 16 minutes frequency to enable the coding after the end of Prohibition-frequency output. 3 no_bits_sent record median serial output, it should be from 0010 to 1001 serial output signal to the end of
Platform: | Size: 5232 | Author: 游畅 | Hits:

[Other resource] 曼彻斯特编解码 Xilinx提供_vhdl

Description: 曼彻斯特编解码 Xilinx提供的VHDL的源代码-Manchester codec Xilinx provide VHDL source code
Platform: | Size: 10605 | Author: 陈旭 | Hits:

[Communication-Mobile] 曼彻斯特编解码Verilog代码

Description: 曼彻斯特编解码Verilog代码 .zip-Manchester codec Verilog code. Zip
Platform: | Size: 10042 | Author: 崔广辉 | Hits:

[VHDL-FPGA-Verilog] 曼彻斯特编解码器设计

Description: Verilog的曼彻斯特编解码
Platform: | Size: 10080 | Author: bjchall | Hits:

[VHDL-FPGA-Verilog] UHF+RFID中曼彻斯特及FM0编解码解决方案

Description: 曼彻斯特及FM0编解码解决方案
Platform: | Size: 2356818 | Author: hzz209 | Hits:

[Communication-Mobile] 曼彻斯特编解码Verilog代码

Description: 曼彻斯特编解码Verilog代码 .zip-Manchester codec Verilog code. Zip
Platform: | Size: 10240 | Author: 崔广辉 | Hits:

[Communication] 曼彻斯特码

Description: 今天看了一下从fpga上下的曼彻斯特编解码的程序，感觉不是很清楚，仿真了一下，更迷茫了，大家看看为啥这程序要这么编呢？ 程序比较长，不过写的应该还是不错的，看了后应该有收获。 总的思路是这样： 1 通过一个高频的时钟检测wrn信号，如果检测到上升沿，则表明开始编码，将输入的8位数据转为串行，并编码，然后输出。 2 定时信号是从高频时钟16分频后得到的，在wrn上升沿后16分频使能，在编码结束后禁止分频输出。 3 no_bits_sent记录串行输出的位数，应该是从0010到1001输出串行信号，到1010时编码结束，输出tbre表明编码完成。 问题是no_bits_sent在到了1010后还是会继续增加，直到1111，然后clk1x_enable 就为0，无法分频，clk1x就为一直流信号。这样当clk1x_enable再次为1的时候，no_bits_sent也不会增加，在1111上不变，clk1x_enable又会回到0了。 -today they simply watched from across the Manchester encoding and decoding process, not feeling very well, simulation a bit more confused, we look at procedures to be ready this series so? Procedures longer, but should still write good, it should have read harvest. The thinking is this : one by a high-frequency clock signal detection international, if detected rising edge, it indicates the beginning of coding will be entered into the eight to serial data and coding, and then output. Two timing signals from the high-frequency clock frequency 16 hours after the the international rising edge after 16 minutes frequency to enable the coding after the end of Prohibition-frequency output. 3 no_bits_sent record median serial output, it should be from 0010 to 1001 serial output signal to the end of
Platform: | Size: 5120 | Author: 游畅 | Hits:

[VHDL-FPGA-Verilog] 曼彻斯特编解码 Xilinx提供_vhdl

Description: 曼彻斯特编解码 Xilinx提供的VHDL的源代码-Manchester codec Xilinx provide VHDL source code
Platform: | Size: 10240 | Author: 陈旭 | Hits:

[VHDL-FPGA-Verilog] manchesterforvhdl

Description: 这是一个曼彻斯特编解码的VHDL源代码，非常好，值得一看。-Manchester codec VHDL source code, a very good eye-catcher.
Platform: | Size: 10240 | Author: 赵云 | Hits:

[VHDL-FPGA-Verilog] 200632814181169853

Description: 曼彻斯特编解码~VHDL?
Platform: | Size: 10240 | Author: www | Hits:

[Com Port] manchester_base_on_verilog

Description: yon用硬件描述语言写的曼彻斯特编解码,并在Xilinx CPLD上的实现,内容齐全,是学习的好资料-yon hardware description language used to write the Manchester encoding and decoding Xilinx CPLD and the realization that the complete study is a good information
Platform: | Size: 10240 | Author: slam | Hits:

[VHDL-FPGA-Verilog] man_Verilog

Description: 曼彻斯特编解码，是Verilog语言代码，不多介绍了，用途非常广泛了-Manchester encoding and decoding is the Verilog language code, introduced a few, a very extensive use
Platform: | Size: 9216 | Author: 刘超 | Hits:

[Software Engineering] cpldcodec

Description: 用CPLD控制曼彻斯特编解码器，很详细的文字说明。-with CPLD control of Manchester codecs, very detailed notes.
Platform: | Size: 121856 | Author: li | Hits:

[VHDL-FPGA-Verilog] manchester_verilog

Description: 曼彻斯特编解码Verilog代码 非常好的 速度快，而且资源占用少。 -Manchester codec Verilog code very good speed, but also occupy less resources.
Platform: | Size: 10240 | Author: 王鹏 | Hits:

[Other] The_Implementation_of_Manchester_Encoder_and_Decod

Description: 基于FPGA实现曼彻斯特编解码PDF文档-Manchester-based FPGA realize codec PDF documents
Platform: | Size: 169984 | Author: pipi_dog | Hits:

[source in ebook] 200681556499797

Description: 曼彻斯特编解码 用vhdl编写的，经过quartus功能仿真测试过了的-Manchester codec prepared using VHDL, the Quartus functional simulation has been tested
Platform: | Size: 103424 | Author: yin | Hits:

[VHDL-FPGA-Verilog] manchester

Description: 1553B曼彻斯特编解码程序,用于总线通信-1553 decode and encode
Platform: | Size: 3072 | Author: mengzi | Hits:

[VHDL-FPGA-Verilog] Manchester

Description: 曼彻斯特编解码源代码,还包含曼彻斯特码的说明文档-Manchester Encoder-Decoder
Platform: | Size: 40960 | Author: cst008 | Hits:

[ELanguage] Manchester_codec

Description: 曼彻斯特编解码器，本程序实现模拟MIL-STD-1553B总线上的数据格式-Manchester codec, the procedure for analog MIL-STD-1553B bus data format
Platform: | Size: 2048 | Author: 李纲 | Hits:

[Software Engineering] 曼彻斯特码编解码原理

Description: 曼彻斯特码编解码原理曼彻斯特码编解码原理曼彻斯特码编解码原理曼彻斯特码编解码原理曼彻斯特码编解码原理
Platform: | Size: 92362 | Author: hz.liu@163.com | Hits:
« 12 3 »

CodeBus www.codebus.net