Location:
Search - MCLK
Search list
Description: 该UCOSII_2.83移植为基于立宇泰S3C44B0X的专业板，外部晶振为8MHZ,内部频率为MCLK=64MHZ,串口波特率为115200,串口0。四个Exint4,Exint5,Exint6,Exint7,外部中断每按一次累加一次并把数据发送上来(直接在超级终端中使用)，同时开了串口0接收中断：串口0把接收到的数据仍旧发送上来，同时四个任务发送Task0,Task1,Task2,Task3
外部中断和串口接收中断采用我们一般使用的模式，只是在进外部中断和串口接收中断时关总中断，出外部中断和串口接收中断时开总中断，这样可以避免执行外部中断和串口接收中断时中断嵌套。可以嵌套的程序还没编。-UCOSII_2.83 transplant to the legislature based on the Thai-S3C44B0X professional boards, external oscillator for 8 MHZ, internal frequency of MCLK = 64MHZ, serial port baud rate of 115,200. Serial 0. 4 Exint4, Exint5, Exint6, Exint7. external interrupt every time a cumulative and data onto this (direct the use of the Super Terminal) it also received a suspended serial 0 : 0 Serial data received by the continued onto this, Meanwhile four tasks this Task0, Task1, Task2. Task3 external disruption and interruption serial receiver we use the average usage patterns Progressive is in the suspension and external Serial reception interrupted when the General interrupted, and an external interrupt serial disruption opening reception total interruption, This will avoid the implementation of the susp
Platform: |
Size: 410211 |
Author: 道德法 |
Hits:
Description: MSP-FET430P140 Demo - Basic Clock, Output Buffered SMCLK, ACLK and MCLK
Platform: |
Size: 988 |
Author: yh |
Hits:
Description: 用比较器A进行斜边AD转换程序。
430F149:16位单片机平台,64K flash,2K RAM
MCLK：8MHz ACLK：32.768kHz-A device used for comparison hypotenuse AD conversion. 430F149 : 16 MCU platform, 64K flash, 2K RAM MCLK : 8MHz ACLK : 32.768kHz
Platform: |
Size: 16148 |
Author: 姜章军 |
Hits:
Description: //*** *** *** *** *** *** ***
// MSP430x1xx Demo - Software Toggle P1.0
//
// Description Toggle P1.0 by xor ing P1.0 inside of a software loop.
// ACLK = n/a, MCLK = SMCLK = default DCO
//
// MSP430x1xx
// -----------------
// /|\\| XIN|-
// | | |
// --|RST XOUT|-
// | |
// | P1.0|-->LED
//
// A. Dannenberg
// Texas Instruments, Inc
// January 2006
// Built with IAR Embedded Workbench Version: 3.40A
Platform: |
Size: 957 |
Author: syttt |
Hits:
Description: //*** *** *** *** *** *** *** *
// MSP-FET430x110 Demo - Software Toggle P1.0
//
// Description: Toggle P1.0 by xor ing P1.0 inside of a software loop.
// ACLK = n/a, MCLK = SMCLK = default DCO ~800k
//
// MSP430F1121
// -----------------
// /|\\| XIN|-
// | | |
// --|RST XOUT|-
// | |
// | P1.0|-->LED
//
// M. Buccini
// Texas Instruments Inc.
// Feb 2005
// Built with IAR Embedded Workbench Version: 3.21A
Platform: |
Size: 862 |
Author: 111 |
Hits:
Description: Description: This program demonstrates a half-duplex 9600-baud UART using
// Timer_A3 using no XTAL and an external resistor for DCO ROSC. DCO used for
// TACLK UART baud generation. The program will wait in LPM4, echoing back
// a received character using 8N1 protocol. On valid RX character, the
// character is echoed back.
// Using a 100k resistor on ROSC, with default DCO setting, set DCOCLK ~ 2MHz.
// ACLK = n/a, MCLK = SMCLK ~2MHz DCOCLK
Platform: |
Size: 2152 |
Author: 阿化 |
Hits:
Description: MSP-FET430P120 Demo - Basic Clock, Output Buffered SMCLK, ACLK and MCLK/10
Platform: |
Size: 1028 |
Author: 彭俊杰 |
Hits:
Description: MSP-FET430P410 Demo - Timer_A Toggle P5.1, CCR0 Contmode ISR, DCO SMCLK
Description Toggle P5.1 using using software and TA_0 ISR. Toggle rate is
set at 50000 DCO/SMCLK cycles. Default DCO frequency used for TACLK.
Durring the TA_0 ISR P5.1 is toggled and 50000 clock cycles are added to CCR0. TA_0 ISR is triggered exactly 50000 cycles. CPU is normally off and
used only durring TA_ISR.
ACLK = n/a, MCLK = SMCLK = TACLK = DCO ~ 800k
Platform: |
Size: 1150 |
Author: 梁武潔 |
Hits:
Description: D169 Demo - DMA0 Repeated Burst to-from RAM, Software Trigger
Description A 32 byte block from 220h-240h is transfered to 240h-260h
using DMA0 in a burst block using software DMAREQ trigger.
After each transfer, source, destination and DMA size are
reset to inital software setting because DMA transfer mode 5 is used.
P1.0 is toggled durring DMA transfer only for demonstration purposes.
** RAM location 0x220 - 0x260 used - always make sure no compiler conflict **
ACLK= n/a, MCLK= SMCLK= default DCO ~ 800k
Platform: |
Size: 7288 |
Author: 梁武潔 |
Hits:
Description: MSP-FET430P140 Demo - USART0, SPI Interface to HC165/164 Shift Registers
Description: Demonstrate USART0 in two-way SPI mode. Data are read from
an HC165, and same data written back to the HC164.
ACLK = n/a MCLK = SMCLK = default DCO = UCLK0 = DCO/2
* USART0 control bits are in different SFR s from other MSP430 s *
Platform: |
Size: 25026 |
Author: 梁武潔 |
Hits:
Description: 宣读了一份tlc549 ADC的参考vcc使用软件SPI和存储8位数字代码在adcdata 。该tlc549采样，在一个连续循环。如果adcdata > 0.5 * vcc ， p1.0设置，否则复位。aclk为N /甲mclk = smclk =预设会计处〜 800k vcc必须至少为3V为tlc549
Platform: |
Size: 1273 |
Author: 王一 |
Hits:
Description: Echo a received character, RX ISR used. Normal mode is LPM0.
// USART1 RX interrupt triggers TX Echo.
// Baud rate divider with 1048576hz = 1048576/38400 = ~27.31 (01Bh|03h)
// ACLK = LFXT1 = 32768Hz, MCLK = SMCLK = default DCO = 32 x ACLK = 1048576Hz
// //* An external watch crystal between XIN & XOUT is required for ACLK
Platform: |
Size: 1259 |
Author: 韩彪 |
Hits:
Description: 430红外接收
#include
#include
#include
#include
#include "xtype.h"
#define IRDA (uint8)0x01 //P1_0
uint8 ifg;
uint8 index=0,value;
uint8 bitValue;
uint8 flag;
uint8 Buf[128],i;
void main( void )
{
WDTCTL = WDTPW + WDTHOLD;// Stop WDT
BCSCTL1&=~XT2OFF; //XT2 available
BCSCTL2|=SELM1; //Mclk,SMCLK=8M
BCSCTL2|=SELS;
Platform: |
Size: 979 |
Author: coco123 |
Hits:
Description: 该UCOSII_2.83移植为基于立宇泰S3C44B0X的专业板，外部晶振为8MHZ,内部频率为MCLK=64MHZ,串口波特率为115200,串口0。四个Exint4,Exint5,Exint6,Exint7,外部中断每按一次累加一次并把数据发送上来(直接在超级终端中使用)，同时开了串口0接收中断：串口0把接收到的数据仍旧发送上来，同时四个任务发送Task0,Task1,Task2,Task3
外部中断和串口接收中断采用我们一般使用的模式，只是在进外部中断和串口接收中断时关总中断，出外部中断和串口接收中断时开总中断，这样可以避免执行外部中断和串口接收中断时中断嵌套。可以嵌套的程序还没编。-UCOSII_2.83 transplant to the legislature based on the Thai-S3C44B0X professional boards, external oscillator for 8 MHZ, internal frequency of MCLK = 64MHZ, serial port baud rate of 115,200. Serial 0. 4 Exint4, Exint5, Exint6, Exint7. external interrupt every time a cumulative and data onto this (direct the use of the Super Terminal) it also received a suspended serial 0 : 0 Serial data received by the continued onto this, Meanwhile four tasks this Task0, Task1, Task2. Task3 external disruption and interruption serial receiver we use the average usage patterns Progressive is in the suspension and external Serial reception interrupted when the General interrupted, and an external interrupt serial disruption opening reception total interruption, This will avoid the implementation of the susp
Platform: |
Size: 409600 |
Author: 道德法 |
Hits:
Description: MSP-FET430P140 Demo - Basic Clock, Output Buffered SMCLK, ACLK and MCLK-MSP-FET430P140 Demo- Basic Clock, Output Buffered SMCLK, ACLK and MCLK
Platform: |
Size: 1024 |
Author: yh |
Hits:
Description: 用比较器A进行斜边AD转换程序。
430F149:16位单片机平台,64K flash,2K RAM
MCLK：8MHz ACLK：32.768kHz-A device used for comparison hypotenuse AD conversion. 430F149 : 16 MCU platform, 64K flash, 2K RAM MCLK : 8MHz ACLK : 32.768kHz
Platform: |
Size: 43008 |
Author: 姜章军 |
Hits:
Description: //*** *** *** *** *** *** ***
// MSP430x1xx Demo - Software Toggle P1.0
//
// Description Toggle P1.0 by xor ing P1.0 inside of a software loop.
// ACLK = n/a, MCLK = SMCLK = default DCO
//
// MSP430x1xx
// -----------------
// /|\| XIN|-
// | | |
// --|RST XOUT|-
// | |
// | P1.0|-->LED
//
// A. Dannenberg
// Texas Instruments, Inc
// January 2006
// Built with IAR Embedded Workbench Version: 3.40A
-//***************************************
// MSP430x1xx Demo- Software Toggle P1.0
//
// Description Toggle P1.0 by xor ing P1.0 inside of a software loop.
// ACLK = n/a, MCLK = SMCLK = default DCO
//
// MSP430x1xx
//-----------------
// /|\| XIN|-
// | | |
//--|RST XOUT|-
// | |
// | P1.0|-->LED
//
// A. Dannenberg
// Texas Instruments, Inc
// January 2006
// Built with IAR Embedded Workbench Version: 3.40A
Platform: |
Size: 1024 |
Author: |
Hits:
Description: //*** *** *** *** *** *** *** *
// MSP-FET430x110 Demo - Software Toggle P1.0
//
// Description: Toggle P1.0 by xor ing P1.0 inside of a software loop.
// ACLK = n/a, MCLK = SMCLK = default DCO ~800k
//
// MSP430F1121
// -----------------
// /|\| XIN|-
// | | |
// --|RST XOUT|-
// | |
// | P1.0|-->LED
//
// M. Buccini
// Texas Instruments Inc.
// Feb 2005
// Built with IAR Embedded Workbench Version: 3.21A
-//****************************************
// MSP-FET430x110 Demo- Software Toggle P1.0
//
// Description: Toggle P1.0 by xor ing P1.0 inside of a software loop.
// ACLK = n/a, MCLK = SMCLK = default DCO ~800k
//
// MSP430F1121
//-----------------
// /|\| XIN|-
// | | |
//--|RST XOUT|-
// | |
// | P1.0|-->LED
//
// M. Buccini
// Texas Instruments Inc.
// Feb 2005
// Built with IAR Embedded Workbench Version: 3.21A
Platform: |
Size: 1024 |
Author: 111 |
Hits:
Description: Description: This program demonstrates a half-duplex 9600-baud UART using
// Timer_A3 using no XTAL and an external resistor for DCO ROSC. DCO used for
// TACLK UART baud generation. The program will wait in LPM4, echoing back
// a received character using 8N1 protocol. On valid RX character, the
// character is echoed back.
// Using a 100k resistor on ROSC, with default DCO setting, set DCOCLK ~ 2MHz.
// ACLK = n/a, MCLK = SMCLK ~2MHz DCOCLK
Platform: |
Size: 2048 |
Author: 阿化 |
Hits:
Description: 基于多时钟的处理，在跨时钟域的处理上有优势-Based on Multi-clock processing, the cross-clock domain processing advantages
Platform: |
Size: 1024 |
Author: xianren |
Hits: