Search - serial adder in vhdl

[VHDL-FPGA-Verilog] multiplyingunit

Description: 其乘法器原理是：乘法通过逐项移位相加原理来实现，从被乘数的最低位开始，若为1，则乘数左移后与上一次的和相加；若为0，左移后以全零相加，直至被乘数的最高位-Its multiplier principle is: the sum of multiplication through each shift principle to achieve, from the lowest bit multiplicand to start, if 1, then the multiplier on the left after the first and add if for 0, the left After the zero-sum in full, until the highest bit multiplicand
Platform: | Size: 137216 | Author: 张华 | Hits:

Category

Source Code

Web/Internet

Develop Tools

Document

Other

Search in results

OS

Platform

Language

File Type

Search list

[VHDL-FPGA-Verilog] multiplyingunit

[VHDL-FPGA-Verilog] Serialadder

[VHDL-FPGA-Verilog] SA_VHDL-

[VHDL-FPGA-Verilog] da2c

CodeBus www.codebus.net