Welcome！[Sign In] ！[Sign Up]！
Front-page it | Collect it | [中国-简体中文]
FAQ Fav
Location:
Search - vote7

Search list

[Other resource] vote7-2

Description: 七人表决器 在表决的过程中 多于四个通过 少于四个不通过
Platform: | Size: 1014 | Author: duzhifu | Hits:

[VHDL-FPGA-Verilog] vote7-2

Description: 七人表决器 在表决的过程中 多于四个通过 少于四个不通过-Seven people vote in the voting process more than four does not pass through the less than four
Platform: | Size: 1024 | Author: duzhifu | Hits:

[VHDL-FPGA-Verilog] vote7

Description: 自己设计的一个其人投票系统，对于VHDL初学者可以参考下-One of their own design their human voting system, for VHDL beginners can refer to the following
Platform: | Size: 166912 | Author: 周宇 | Hits:

[Compress-Decompress algrithms] vote7

Description: 七人表决 MAX + PLUS 2 编写 -Seven people to vote
Platform: | Size: 44032 | Author: wang | Hits:

[VHDL-FPGA-Verilog] Vote7

Description: 源码，内容是用VHDL语言编写的7人表决器-Source code, the content is written in VHDL voting devices 7
Platform: | Size: 176128 | Author: 周 | Hits:

[VHDL-FPGA-Verilog] vhdlcoder

Description: 本文件夹包含了16个VHDL 编程实例，仅供读者编程时学习参考。 一、四位可预置75MHz -BCD码（加/减）计数显示器（ADD-SUB）。 二、指示灯循环显示器（LED-CIRCLE) 三、七人表决器vote7 四、格雷码变换器graytobin 五、1位BCD码加法器bcdadder 六、四位全加器adder4 七、英语字母显示电路 alpher 八、74LS160计数器74ls160 九、可变步长加减计数器 multicount 十、可控脉冲发生器pluse 十一、正负脉宽数控调制信号发生器pluse width 十二、序列检测器string 十三、出租车计费器spend 十四、数字秒表selclk 十五、抢答器 first -This folder contains 16 examples of VHDL programming, only for readers to learn programming reference. 1, 4 Preset 75MHz-BCD code (plus/minus) count display (ADD-SUB). Second, light cycle display (LED-CIRCLE) 3, seven voting machines vote7 4, Gray code converter graytobin 5, a BCD code adder bcdadder six, four full adder adder4 seven or eight English letter display circuit alpher , 74LS160 counter 74ls160 9, variable-step addition and subtraction counters multicount 10, controllable pulse generator pluse 11, positive and negative pulse width modulation signal generator pluse width of NC 12, sequence detector string 13, a taxi billing spend 14 devices, digital stopwatch selclk 15, Responder first
Platform: | Size: 59392 | Author: 李磊 | Hits:

[VHDL-FPGA-Verilog] vote7

Description: 实现七个人投票，超过四个人投票通过，否则不通过-Achieve seven votes, more than four people voted, or not through
Platform: | Size: 1024 | Author: 闫 | Hits:

[Other] vote7

Description: 简单的7人表决器（4及以上同意即可通过）(Simple 7-person voting device (4 and above agreed to pass))
Platform: | Size: 53248 | Author: 好客万家 | Hits:

CodeBus www.codebus.net