Welcome![Sign In][Sign Up]
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: pocp Download
 Description: Simple i/O interface of the VHDL design, including engineering, source code, simulation waveforms, for the POC-based interface
 Downloaders recently: [More information of uploader njjiangwenna]
 To Search:
File list (Check if you may need any files):
pocp
....\db
....\..\pocp.asm.qmsg
....\..\pocp.asm_labs.ddb
....\..\pocp.cbx.xml
....\..\pocp.cmp.cdb
....\..\pocp.cmp.hdb
....\..\pocp.cmp.qrpt
....\..\pocp.cmp.rdb
....\..\pocp.cmp.tdb
....\..\pocp.cmp0.ddb
....\..\pocp.dbp
....\..\pocp.db_info
....\..\pocp.eco.cdb
....\..\pocp.eds_overflow
....\..\pocp.fit.qmsg
....\..\pocp.fnsim.cdb
....\..\pocp.fnsim.hdb
....\..\pocp.fnsim.qmsg
....\..\pocp.hier_info
....\..\pocp.hif
....\..\pocp.map.cdb
....\..\pocp.map.hdb
....\..\pocp.map.qmsg
....\..\pocp.pre_map.cdb
....\..\pocp.pre_map.hdb
....\..\pocp.psp
....\..\pocp.rtlv.hdb
....\..\pocp.rtlv_sg.cdb
....\..\pocp.rtlv_sg_swap.cdb
....\..\pocp.sgdiff.cdb
....\..\pocp.sgdiff.hdb
....\..\pocp.signalprobe.cdb
....\..\pocp.sim.hdb
....\..\pocp.sim.qmsg
....\..\pocp.sim.qrpt
....\..\pocp.sim.rdb
....\..\pocp.sim.vwf
....\..\pocp.sld_design_entry.sci
....\..\pocp.sld_design_entry_dsc.sci
....\..\pocp.syn_hier_info
....\..\pocp.tan.qmsg
....\POC.bsf
....\POC.vhd
....\pocp.asm.rpt
....\pocp.bdf
....\pocp.done
....\pocp.fit.eqn
....\pocp.fit.rpt
....\pocp.fit.summary
....\pocp.flow.rpt
....\pocp.map.eqn
....\pocp.map.rpt
....\pocp.map.summary
....\pocp.pin
....\pocp.pof
....\pocp.qpf
....\pocp.qsf
....\pocp.qws
....\pocp.sim.rpt
....\pocp.tan.rpt
....\pocp.tan.summary
....\pocp.vwf
....\printer.bdf
....\printer.bsf
    

CodeBus www.codebus.net