Welcome![Sign In][Sign Up]
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: SimpleBehavioralSRAMModel Download
 Description: HC164 digital tube and used to drive LED indicator light, dynamic scanning digital tube is left temporarily use visual display of the characteristics of landscape caused by human visual impression in the landscape after the disappearance of the retina can maintain 0.1 seconds of time is called visual temporary stay. Data can be refresh rate for 10Hz (0.1s), at the same time we need to scan the four data, so data should be the minimum refresh rate of 10Hz × 4. The highest for the 50MHz (HC164 can work in the 50-175MHz). According to the actual situation as we can, therefore 762.939453125 = 50MHz interface led, seg_value, dot data changes can not exceed the maximum rate for the 50MHz/2** 14
 Downloaders recently: [More information of uploader hjdf22]
 To Search: hc164
  • [51-74ls164] - 51 through 74164 microcontroller serial
  • [qudong74hc164] - 74hc164 driver, it is applicable to a be
  • [Quartus4] - 1 to achieve the six digital control cir
File list (Check if you may need any files):
Source
......\beh_sram.v
......\compare.txt
......\gold_sim.do
......\sec_sim.do
......\sm.v
......\sm_seq.v
......\test_sm.v
    

CodeBus www.codebus.net