sevensegment\sevensegment_xdb\tmp\ise\__OBJSTORE__\ProjectNavigatorGui\CViewSelector
............\................\...\...\............\...................\CViewSelector_StrTbl
............\................\...\...\............\................\dpm_project_main\dpm_project_main
............\................\...\...\............\................\................\dpm_project_main_StrTbl
............\................\...\...\............\................Gui\File-SynthesisOnly
............\................\...\...\............\...................\File-SynthesisOnly_StrTbl
............\................\...\...\............\xreport\Gc_RvReportViewer-Current-Module
............\................\...\...\............\.......\Gc_RvReportViewer-Current-Module_StrTbl
............\................\...\...\............\.......\Gc_RvReportViewer-Module-Data-sevensegment
............\................\...\...\............\.......\Gc_RvReportViewer-Module-Data-sevensegment_StrTbl
............\................\...\...\............\.......\Gc_RvReportViewer-Module-DataFactory-Default
............\................\...\...\............\.......\Gc_RvReportViewer-Module-DataFactory-Default_StrTbl
............\................\...\...\............\HierarchicalDesign\HDProject\HDProject
............\................\...\...\............\..................\.........\HDProject_StrTbl
............\................\...\...\............\ProjectNavigatorGui\Library-SynthesisOnly
............\................\...\...\............\...................\Library-SynthesisOnly_StrTbl
............\................\...\...\............\...................\Process-BehavioralSim-
............\................\...\...\............\...................\Process-BehavioralSim-DESUT_VHDL_ARCHITECTURE
............\................\...\...\............\...................\Process-BehavioralSim-DESUT_VHDL_ARCHITECTURE_StrTbl
............\................\...\...\............\...................\Process-BehavioralSim-_StrTbl
............\................\...\...\............\...................\Process-PostRouteSim-
............\................\...\...\............\...................\Process-PostRouteSim-_StrTbl
............\................\...\...\............\...................\Process-SynthesisOnly-
............\................\...\...\............\...................\Process-SynthesisOnly-DESUT_VHDL_ARCHITECTURE
............\................\...\...\............\...................\Process-SynthesisOnly-DESUT_VHDL_ARCHITECTURE_StrTbl
............\................\...\...\............\...................\Process-SynthesisOnly-_StrTbl
............\................\...\...\..REGISTRY__\bitgen\regkeys
............\................\...\...\............\...init\regkeys
............\................\...\...\............\XSLTProcess\regkeys
............\................\...\...\............\fuse\regkeys
............\................\...\...\............\idem\regkeys
............\................\...\...\............\hprep6\regkeys
............\................\...\...\............\cpldfit\regkeys
............\................\...\...\............\dumpngdio\regkeys
............\................\...\...\............\map\regkeys
............\................\...\...\............\libgen\regkeys
............\................\...\...\............\netgen\regkeys
............\................\...\...\............\.gc2edif\regkeys
............\................\...\...\............\...build\regkeys
............\................\...\...\............\..dbuild\regkeys
............\................\...\...\............\par\regkeys
............\................\...\...\............\runner\regkeys
............\................\...\...\............\simgen\regkeys
............\................\...\...\............\platgen\regkeys
............\................\...\...\............\taengine\regkeys
............\................\...\...\............\xst\regkeys
............\................\...\...\............\trce\regkeys
............\................\...\...\............\.sim\regkeys
.....