Description: MOORE and MEALY model state machine, using VHDL language description of the state machine implementation of this chapter describes the principle and method, we want to be useful, while there are exercises and reflection questions
To Search:
File list (Check if you may need any files):
第5章_VHDL_状态机.ppt
Download