Welcome![Sign In][Sign Up]
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: ep1c6_29_dds Download
 Description: this is a dds program by VHDL .Tt is a very accutate program.
 Downloaders recently: [More information of uploader xuweimin_6]
 To Search:
File list (Check if you may need any files):
ep1c6_29_dds\cmp_state.ini
............\db\dds.db_info
............\..\dds.eco.cdb
............\..\dds.sld_design_entry.sci
............\dds.asm.rpt
............\dds.bsf
............\dds.done
............\dds.fit.eqn
............\dds.fit.rpt
............\dds.fit.summary
............\dds.flow.rpt
............\dds.map.eqn
............\dds.map.rpt
............\dds.map.summary
............\dds.pin
............\dds.pof
............\dds.qpf
............\dds.qsf
............\dds.qws
............\dds.sof
............\dds.tan.rpt
............\dds.tan.summary
............\dds.vhd
............\dds_assignment_defaults.qdf
............\dds_rom.bsf
............\dds_rom.mif
............\dds_rom.vhd
............\dds_rom_inst.vhd
............\dds_test.bsf
............\dds_test.vhd
............\dds_top.vhd
............\pll.bsf
............\pll.vhd
............\pll_inst.vhd
............\_desktop.ini
............\db
ep1c6_29_dds
    

CodeBus www.codebus.net