Welcome！[Sign In] ！[Sign Up]！
Front-page it | Collect it | [中国-简体中文]
FAQ Fav
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: Counter_Design_Block Download
 Description: Here is a code for a simple counter based on verilog
 Downloaders recently: [More information of uploader sameerkhansblog]
 To Search:
File list (Check if you may need any files): 
first_counter_tb.v
vcount.gif
vcount_sim.gif
first_counter.v

CodeBus www.codebus.net