Welcome！[Sign In] ！[Sign Up]！
Front-page it | Collect it | [中国-简体中文]
FAQ Fav
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: sync_neg Download
 Description: This module is to use asynchronous clock synchronization input signal, the signal for the state machine, decreases the probability of runaway."
 Downloaders recently: [More information of uploader myt_hit]
 To Search:
File list (Check if you may need any files): 
sync_neg.v
PCI9054_485.flow.rpt

CodeBus www.codebus.net