Welcome！[Sign In] ！[Sign Up]！
Front-page it | Collect it | [中国-简体中文]
FAQ Fav
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: FIR_chanbing Download
 Description: FIR filter verilog HDL languages, we hope to be useful
 Downloaders recently: [More information of uploader xiaofei_cheng]
 To Search: fir hdl
  • [firOK] - fir filter design, this filter Fs for 44
  • [fir] - Verlog HDL in the use of FPGA realizatio
  • [src] - FIR filter design, complete coverage of
File list (Check if you may need any files): 
FIR串并架构
...........\Filter_ws.v
...........\F_testbench.v
...........\串并FIR滤波器设计.doc

CodeBus www.codebus.net