Welcome![Sign In][Sign Up]
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: smg_interface Download
 Description: FIFO high-speed data acquisition and processing, sending and receiving serial package, independent of the previous module,
 Downloaders recently: [More information of uploader velentinelove]
 To Search:
File list (Check if you may need any files):
smg_interface\smg_control_module\number_control_module.v.bak
.............\..................\smg_control_module.v
.............\..................\smg_control_module.v.bak
.............\..................\transcript
.............\....encode_module\smg_encode_module.v
.............\.................\smg_encode_module.v.bak
.............\smg_interface.asm.rpt
.............\smg_interface.done
.............\smg_interface.fit.rpt
.............\smg_interface.fit.summary
.............\smg_interface.flow.rpt
.............\smg_interface.map.rpt
.............\smg_interface.map.summary
.............\smg_interface.pin
.............\smg_interface.pof
.............\smg_interface.qpf
.............\smg_interface.qsf
.............\smg_interface.sof
.............\smg_interface.tan.rpt
.............\smg_interface.tan.summary
.............\smg_interface.v
.............\smg_interface.v.bak
.............\smg_interface_assignment_defaults.qdf
.............\....scan_module\smg_scan_module.v
.............\...............\smg_scan_module.v.bak
.............\db
.............\incremental_db
.............\smg_control_module
.............\smg_encode_module
.............\smg_scan_module
smg_interface
    

CodeBus www.codebus.net