Welcome![Sign In][Sign Up]
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: jdclk Download
 Description: Using verilog implementation step delay circuit, is the core of the digital oscilloscope.
 Downloaders recently: [More information of uploader 1205221401]
 To Search:
File list (Check if you may need any files):
jdclk\jdclk.qpf
.....\jdclk.qsf
.....\db\jdclk.db_info
.....\..\prev_cmp_jdclk.map.qmsg
.....\..\jdclk.sld_design_entry.sci
.....\..\jdclk.cmp.rdb
.....\..\jdclk.lpc.txt
.....\..\prev_cmp_jdclk.qmsg
.....\..\jdclk.fnsim.qmsg
.....\..\jdclk.lpc.html
.....\..\jdclk.eco.cdb
.....\..\jdclk.cbx.xml
.....\..\jdclk.map.qmsg
.....\..\jdclk.lpc.rdb
.....\..\prev_cmp_jdclk.sim.qmsg
.....\..\jdclk.sim.qmsg
.....\..\jdclk.sim.cvwf
.....\..\jdclk.sim.hdb
.....\..\jdclk.sim.rdb
.....\..\jdclk.fit.qmsg
.....\..\jdclk.sgdiff.hdb
.....\..\jdclk.cmp0.ddb
.....\..\jdclk.eda.qmsg
.....\..\prev_cmp_jdclk.fit.qmsg
.....\..\prev_cmp_jdclk.asm.qmsg
.....\..\prev_cmp_jdclk.tan.qmsg
.....\..\prev_cmp_jdclk.eda.qmsg
.....\..\jdclk.fnsim.hdb
.....\..\jdclk.cmp2.ddb
.....\..\jdclk.pre_map.hdb
.....\..\jdclk.asm.qmsg
.....\..\jdclk.pre_map.cdb
.....\..\jdclk.rpp.qmsg
.....\..\jdclk.sgate.rvd
.....\..\jdclk.rtlv_sg.cdb
.....\..\jdclk.cmp.kpt
.....\..\jdclk.sld_design_entry_dsc.sci
.....\..\jdclk.sgate_sm.rvd
.....\..\jdclk.tan.qmsg
.....\..\jdclk.cmp.ecobp
.....\..\jdclk.rtlv_sg_swap.cdb
.....\..\jdclk.sgdiff.cdb
.....\..\jdclk.rtlv.hdb
.....\..\jdclk.tis_db_list.ddb
.....\..\jdclk.map_bb.hdb
.....\..\prev_cmp_jdclk.sta.qmsg
.....\..\jdclk.sta.qmsg
.....\..\jdclk.sta.rdb
.....\..\jdclk.hif
.....\..\jdclk.hier_info
.....\..\jdclk.syn_hier_info
.....\..\jdclk.map.ecobp
.....\..\jdclk.map.kpt
.....\..\jdclk.cmp_merge.kpt
.....\..\jdclk.simfam
.....\..\jdclk.eds_overflow
.....\..\wed.wsf
.....\jdclk.v
.....\jdclk.map.summary
.....\incremental_db\compiled_partitions\jdclk.root_partition.map.kpt
.....\..............\...................\jdclk.root_partition.map.atm
.....\..............\...................\jdclk.root_partition.map.hdbx
.....\..............\...................\jdclk.root_partition.cmp.rcf
.....\..............\...................\jdclk.root_partition.cmp.hdbx
.....\..............\...................\jdclk.root_partition.cmp.atm
.....\..............\...................\jdclk.root_partition.cmp.logdb
.....\..............\...................\jdclk.root_partition.cmp.kpt
.....\..............\...................\jdclk.root_partition.cmp.dfp
.....\..............\...................\jdclk.root_partition.map.dpi
.....\..............\README
.....\jdclk.flow.rpt
.....\jdclk.v.bak
.....\jdclk.map.rpt
.....\jdclk.qws
.....\jdclk.done
.....\jdclk.vwf
.....\jdclk.map.smsg
.....\jdclk.pin
.....\jdclk.fit.summary
.....\jdclk.sof
.....\jdclk.pof
.....\jdclk.tan.summary
.....\jdclk.sta.summary
.....\jdclk.sta.rpt
.....\simulation\modelsim\jdclk_modelsim.xrf
.....\..........\........\jdclk.vo
.....\..........\........\jdclk_v.sdo
.....\..........\........\jdclk.sft
.....\jdclk.dpf
.....\jdclk.sim.rpt
.....\jdclk.cdf
.....\jdclk.fit.rpt
.....\jdclk.asm.rpt
.....\jdclk.tan.rpt
.....\jdclk.eda.rpt
.....\incremental_db\compiled_partitions
.....\simulation\modelsim
.....\db
.....\incremental_db
.....\simulation
    

CodeBus www.codebus.net