Description: Divider procedure for the Verilog language, and CPLD development board verified and correct, we hope to be useful
To Search:
File list (Check if you may need any files):
除法器\.xhdl3.xref
......\cmp_state.ini
......\db\div.asm.qmsg
......\..\div.asm_labs.ddb
......\..\div.cbx.xml
......\..\div.cmp.cdb
......\..\div.cmp.hdb
......\..\div.cmp.kpt
......\..\div.cmp.logdb
......\..\div.cmp.rdb
......\..\div.cmp.tdb
......\..\div.cmp0.ddb
......\..\div.db_info
......\..\div.eco.cdb
......\..\div.fit.qmsg
......\..\div.hier_info
......\..\div.hif
......\..\div.lpc.html
......\..\div.lpc.rdb
......\..\div.lpc.txt
......\..\div.map.cdb
......\..\div.map.hdb
......\..\div.map.logdb
......\..\div.map.qmsg
......\..\div.pre_map.cdb
......\..\div.pre_map.hdb
......\..\div.rtlv.hdb
......\..\div.rtlv_sg.cdb
......\..\div.rtlv_sg_swap.cdb
......\..\div.sgdiff.cdb
......\..\div.sgdiff.hdb
......\..\div.sld_design_entry.sci
......\..\div.sld_design_entry_dsc.sci
......\..\div.syn_hier_info
......\..\div.tan.qmsg
......\..\div.tis_db_list.ddb
......\..\div.tmw_info
......\..\div_cmp.qrpt
......\..\prev_cmp_div.asm.qmsg
......\..\prev_cmp_div.fit.qmsg
......\..\prev_cmp_div.map.qmsg
......\..\prev_cmp_div.qmsg
......\..\prev_cmp_div.tan.qmsg
......\div.asm.rpt
......\div.cdf
......\div.done
......\div.dpf
......\div.fit.eqn
......\div.fit.rpt
......\div.fit.smsg
......\div.fit.summary
......\div.flow.rpt
......\div.map.eqn
......\div.map.rpt
......\div.map.summary
......\div.pin
......\div.pof
......\div.qpf
......\div.qsf
......\div.qws
......\div.tan.rpt
......\div.tan.summary
......\div.v
......\div.v.bak
......\div.vPreview
......\div_assignment_defaults.qdf
......\incremental_db\compiled_partitions\div.root_partition.map.kpt
......\..............\README
......\新建 Microsoft Word 文档.doc
......\incremental_db\compiled_partitions
......\db
......\incremental_db
除法器
Download