Welcome！[Sign In] ！[Sign Up]！
Front-page it | Collect it | [中国-简体中文]
FAQ Fav
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: filter_40MHz Download
 Description: Digital IF receiver, used in the AD after the bandpass filter, VERILOG description, 32-step
 Downloaders recently: [More information of uploader 498925946]
 To Search:
File list (Check if you may need any files): 
test_fir1.v
add.v
filter_mac.v
mult_addtree.v

CodeBus www.codebus.net