Welcome![Sign In][Sign Up]
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: traffic_light Download
 Description: Mode adjustable traffic lights. Using DIP switches, to achieve normal operating mode, test mode, emergency mode switch.
 Downloaders recently: [More information of uploader zhangpeiyu001]
 To Search:
File list (Check if you may need any files):
traffic_light\db\add_sub_unc.tdf
.............\..\add_sub_vnc.tdf
.............\..\alt_u_div_t2f.tdf
.............\..\lpm_divide_8gm.tdf
.............\..\prev_cmp_tlc.asm.qmsg
.............\..\prev_cmp_tlc.fit.qmsg
.............\..\prev_cmp_tlc.map.qmsg
.............\..\prev_cmp_tlc.qmsg
.............\..\prev_cmp_tlc.sim.qmsg
.............\..\prev_cmp_tlc.sta.qmsg
.............\..\sign_div_unsign_9kh.tdf
.............\..\tlc.asm.qmsg
.............\..\tlc.asm_labs.ddb
.............\..\tlc.cbx.xml
.............\..\tlc.cmp.bpm
.............\..\tlc.cmp.cdb
.............\..\tlc.cmp.ecobp
.............\..\tlc.cmp.hdb
.............\..\tlc.cmp.logdb
.............\..\tlc.cmp.rdb
.............\..\tlc.cuda_io_sim_cache.45um_ff_1200mv_0c_fast.hsd
.............\..\tlc.cuda_io_sim_cache.45um_ss_1200mv_85c_slow.hsd
.............\..\tlc.db_info
.............\..\tlc.eco.cdb
.............\..\tlc.eds_overflow
.............\..\tlc.fit.qmsg
.............\..\tlc.hier_info
.............\..\tlc.hif
.............\..\tlc.map.bpm
.............\..\tlc.map.cdb
.............\..\tlc.map.ecobp
.............\..\tlc.map.hdb
.............\..\tlc.map.logdb
.............\..\tlc.map.qmsg
.............\..\tlc.map_bb.cdb
.............\..\tlc.map_bb.hdb
.............\..\tlc.map_bb.hdbx
.............\..\tlc.map_bb.logdb
.............\..\tlc.pre_map.cdb
.............\..\tlc.pre_map.hdb
.............\..\tlc.psp
.............\..\tlc.root_partition.cmp.atm
.............\..\tlc.root_partition.cmp.dfp
.............\..\tlc.root_partition.cmp.hdbx
.............\..\tlc.root_partition.cmp.logdb
.............\..\tlc.root_partition.cmp.rcf
.............\..\tlc.root_partition.map.atm
.............\..\tlc.root_partition.map.hdbx
.............\..\tlc.root_partition.map.info
.............\..\tlc.rtlv.hdb
.............\..\tlc.rtlv_sg.cdb
.............\..\tlc.rtlv_sg_swap.cdb
.............\..\tlc.sgdiff.cdb
.............\..\tlc.sgdiff.hdb
.............\..\tlc.signalprobe.cdb
.............\..\tlc.sim.cvwf
.............\..\tlc.sim.hdb
.............\..\tlc.sim.qmsg
.............\..\tlc.sld_design_entry.sci
.............\..\tlc.sld_design_entry_dsc.sci
.............\..\tlc.smp_dump.txt
.............\..\tlc.sta.qmsg
.............\..\tlc.sta.rdb
.............\..\tlc.sta_cmp.8_slow_1200mv_85c.tdb
.............\..\tlc.syn_hier_info
.............\..\tlc.tiscmp.fastest_slow_1200mv_0c.ddb
.............\..\tlc.tiscmp.fastest_slow_1200mv_85c.ddb
.............\..\tlc.tiscmp.fast_1200mv_0c.ddb
.............\..\tlc.tiscmp.slow_1200mv_0c.ddb
.............\..\tlc.tiscmp.slow_1200mv_85c.ddb
.............\..\tlc.tis_db_list.ddb
.............\..\tlc.tmw_info
.............\..\wed.wsf
.............\display.bsf
.............\display.vhd
.............\display.vhd.bak
.............\FRE.bsf
.............\FRE.vhd
.............\FRE.vhd.bak
.............\tlc.asm.rpt
.............\tlc.bdf
.............\tlc.done
.............\tlc.dpf
.............\tlc.fit.rpt
.............\tlc.fit.smsg
.............\tlc.fit.summary
.............\tlc.flow.rpt
.............\tlc.map.rpt
.............\tlc.map.summary
.............\tlc.pin
.............\tlc.qpf
.............\tlc.qsf
.............\tlc.qws
.............\tlc.sim.rpt
.............\tlc.sof
.............\tlc.sta.rpt
.............\tlc.sta.summary
.............\tlc.vwf
.............\tlc_r.bsf
.............\tlc_r.vhd
    

CodeBus www.codebus.net