Vhdl code for a working digital clock which can be displayed on a vga screen. The clock can be set using a single pushbutton. This project was written for nexys 2 board but can be easily ported to any other fpga using vhdl.

7_segment aansturing
....................\anodes_decoder.vhd
....................\seven_segment_mux.vhd
....................\Sprite_mux.vhd
....................\text_decoder.vhd
....................\top_level_output.vhd
Generieke componenten gebruikt in meerdere modules
..................................................\generic_clock_divider.vhd
..................................................\generic_counter.vhd
input
.....\Bediening.vhd
.....\STATE_MACHINE.vhd
.....\top_level_input.vhd
klok
....\BCD-decoder.vhd
....\counter_select.vhd
....\generic_time_counter.vhd
....\top_level_counter.vhd
top_level.vhd
vga_aansturing
..............\prom_0.vhd
..............\prom_1.vhd
..............\prom_2.vhd
..............\prom_3.vhd
..............\prom_4.vhd
..............\prom_5.vhd
..............\prom_6.vhd
..............\prom_7.vhd
..............\prom_8.vhd
..............\prom_9.vhd
..............\prom_bottom_line.vhd
..............\prom_dp.vhd
..............\prom_slash.vhd
..............\prom_space.vhd
..............\prom_top_line.vhd
..............\top_level_vga_output.vhd
..............\vga_640x480.vhd
..............\vga_output.vhd

• We are an exchange download platform that only provides communication channels. The downloaded content comes from the internet. Except for download issues, please Google on your own.
• The downloaded content is provided for members to upload. If it unintentionally infringes on your copyright, please contact us.
• Please use Winrar for decompression tools
• If download fail, Try it againg or Feedback to us.
• If downloaded content did not match the introduction, Feedback to us，Confirm and will be refund.
• Before downloading, you can inquire through the uploaded person information

Nothing．