This file is the verilog described base sub-band technology, this instance as a divider circuit.

Clk_5\Div_Clk.qpf
.....\Div_Clk.qsf
.....\Div_Clk.map.summary
.....\Div_Clk.done
.....\Div_Clk.dpf
.....\Div_Clk.pin
.....\Div_Clk.fit.smsg
.....\Div_Clk.fit.summary
.....\Div_Clk.sof
.....\Div_Clk.pof
.....\Div_Clk.tan.summary
.....\Div_Clk.v.bak
.....\Div_Clk.v
.....\Div_Clk.cdf
.....\Div_Clk.map.rpt
.....\Div_Clk.fit.rpt
.....\Div_Clk.asm.rpt
.....\Div_Clk.tan.rpt
.....\Div_Clk.flow.rpt
.....\Div_Clk.qws
.....\incremental_db\README
.....\..............\compiled_partitions\Div_Clk.root_partition.map.kpt
.....\..............\...................\Div_Clk.root_partition.map.atm
.....\..............\...................\Div_Clk.root_partition.map.hdbx
.....\..............\...................\Div_Clk.root_partition.cmp.rcf
.....\..............\...................\Div_Clk.root_partition.cmp.hdbx
.....\..............\...................\Div_Clk.root_partition.cmp.atm
.....\..............\...................\Div_Clk.root_partition.cmp.logdb
.....\..............\...................\Div_Clk.root_partition.cmp.kpt
.....\..............\...................\Div_Clk.root_partition.map.dpi
.....\..............\...................\Div_Clk.root_partition.cmp.dfp
.....\db\Div_Clk.db_info
.....\..\prev_cmp_Div_Clk.tan.qmsg
.....\..\Div_Clk.eco.cdb
.....\..\Div_Clk.tmw_info
.....\..\Div_Clk.rpp.qmsg
.....\..\Div_Clk.cbx.xml
.....\..\Div_Clk.hif
.....\..\Div_Clk.sgate.rvd
.....\..\Div_Clk.sgate_sm.rvd
.....\..\Div_Clk.hier_info
.....\..\Div_Clk.sld_design_entry.sci
.....\..\Div_Clk.syn_hier_info
.....\..\Div_Clk.map.ecobp
.....\..\Div_Clk.map.kpt
.....\..\Div_Clk.cmp_merge.kpt
.....\..\Div_Clk_global_asgn_op.abo
.....\..\Div_Clk.cmp.kpt
.....\..\prev_cmp_Div_Clk.qmsg
.....\..\Div_Clk.map.qmsg
.....\..\Div_Clk.rtlv_sg.cdb
.....\..\Div_Clk.rtlv.hdb
.....\..\Div_Clk.rtlv_sg_swap.cdb
.....\..\Div_Clk.lpc.txt
.....\..\Div_Clk.lpc.html
.....\..\Div_Clk.lpc.rdb
.....\..\Div_Clk.pre_map.hdb
.....\..\Div_Clk.pre_map.cdb
.....\..\Div_Clk.map_bb.logdb
.....\..\Div_Clk.sgdiff.cdb
.....\..\Div_Clk.sgdiff.hdb
.....\..\Div_Clk.sld_design_entry_dsc.sci
.....\..\Div_Clk.map_bb.cdb
.....\..\Div_Clk.map_bb.hdb
.....\..\Div_Clk.map.cdb
.....\..\Div_Clk.map.hdb
.....\..\Div_Clk.map.logdb
.....\..\Div_Clk.map.bpm
.....\..\Div_Clk.fit.qmsg
.....\..\Div_Clk.cmp.logdb
.....\..\Div_Clk.cmp2.ddb
.....\..\Div_Clk.cmp.bpm
.....\..\Div_Clk.cmp.ecobp
.....\..\Div_Clk.tis_db_list.ddb
.....\..\Div_Clk.asm.qmsg
.....\..\Div_Clk.asm_labs.ddb
.....\..\Div_Clk.tan.qmsg
.....\..\Div_Clk.cmp.tdb
.....\..\Div_Clk.cmp0.ddb
.....\..\Div_Clk.cmp.cdb
.....\..\Div_Clk.cmp.hdb
.....\..\Div_Clk.cmp.rdb
.....\..\prev_cmp_Div_Clk.map.qmsg
.....\..\prev_cmp_Div_Clk.fit.qmsg
.....\..\prev_cmp_Div_Clk.asm.qmsg
.....\incremental_db\compiled_partitions
.....\incremental_db
.....\db
Clk_5

• We are an exchange download platform that only provides communication channels. The downloaded content comes from the internet. Except for download issues, please Google on your own.
• The downloaded content is provided for members to upload. If it unintentionally infringes on your copyright, please contact us.
• Please use Winrar for decompression tools
• If download fail, Try it againg or Feedback to us.
• If downloaded content did not match the introduction, Feedback to us，Confirm and will be refund.
• Before downloading, you can inquire through the uploaded person information

Nothing．