Hot Search : Source embeded web remote control p2p game More...
Location : Home Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog

clock-with-alarm-and-timer

  • Category : VHDL-FPGA-Verilog
  • Tags :
  • Update : 2012-11-26
  • Size : 2.54mb
  • Downloaded :0次
  • Author :姜***
  • About : Nobody
  • PS : If download it fails, try it again. Download again for free!
Download1 Download2
Don't use download software fo downloading.
If download fail,Try it again for free.
Introduction - If you have any usage issues, please Google them yourself
Black EP2C5QC808N series, Quartus 11 compilation and synthesis of digital clock, with real-time clock operation, calibration of the clock, the whole point timekeeping, timing remind function, including all engineering documents.
Packet file list
(Preview for download)
clock with alarm and timer\8bit_compare.v
..........................\clock.asm.rpt
..........................\clock.bdf
..........................\clock.cdf
..........................\clock.done
..........................\clock.dpf
..........................\clock.fit.rpt
..........................\clock.fit.smsg
..........................\clock.fit.summary
..........................\clock.flow.rpt
..........................\clock.map.rpt
..........................\clock.map.smsg
..........................\clock.map.summary
..........................\clock.pin
..........................\clock.qpf
..........................\clock.qsf
..........................\clock.sof
..........................\clock.sta.rpt
..........................\clock.sta.summary
..........................\clockgen.bsf
..........................\clockgen.v
..........................\column_scan_module.bsf
..........................\column_scan_module.v
..........................\column_scan_module.v.bak
..........................\db\add_sub_lkc.tdf
..........................\..\add_sub_mkc.tdf
..........................\..\add_sub_unc.tdf
..........................\..\add_sub_vnc.tdf
..........................\..\alt_u_div_13f.tdf
..........................\..\alt_u_div_ove.tdf
..........................\..\clock.amm.cdb
..........................\..\clock.asm.qmsg
..........................\..\clock.asm.rdb
..........................\..\clock.asm_labs.ddb
..........................\..\clock.cbx.xml
..........................\..\clock.cmp.bpm
..........................\..\clock.cmp.cdb
..........................\..\clock.cmp.hdb
..........................\..\clock.cmp.kpt
..........................\..\clock.cmp.logdb
..........................\..\clock.cmp.rdb
..........................\..\clock.cmp0.ddb
..........................\..\clock.cmp1.ddb
..........................\..\clock.cmp2.ddb
..........................\..\clock.cmp_merge.kpt
..........................\..\clock.cuda_io_sim_cache.45um_ff_1200mv_0c_fast.hsd
..........................\..\clock.cuda_io_sim_cache.45um_tt_1200mv_85c_slow.hsd
..........................\..\clock.db_info
..........................\..\clock.fit.qmsg
..........................\..\clock.hier_info
..........................\..\clock.hif
..........................\..\clock.idb.cdb
..........................\..\clock.lpc.html
..........................\..\clock.lpc.rdb
..........................\..\clock.lpc.txt
..........................\..\clock.map.bpm
..........................\..\clock.map.cdb
..........................\..\clock.map.hdb
..........................\..\clock.map.kpt
..........................\..\clock.map.logdb
..........................\..\clock.map.qmsg
..........................\..\clock.map_bb.cdb
..........................\..\clock.map_bb.hdb
..........................\..\clock.map_bb.logdb
..........................\..\clock.pre_map.cdb
..........................\..\clock.pre_map.hdb
..........................\..\clock.rpp.qmsg
..........................\..\clock.rtlv.hdb
..........................\..\clock.rtlv_sg.cdb
..........................\..\clock.rtlv_sg_swap.cdb
..........................\..\clock.sgate.rvd
..........................\..\clock.sgate_sm.rvd
..........................\..\clock.sgdiff.cdb
..........................\..\clock.sgdiff.hdb
..........................\..\clock.sld_design_entry.sci
..........................\..\clock.sld_design_entry_dsc.sci
..........................\..\clock.smart_action.txt
..........................\..\clock.sta.qmsg
..........................\..\clock.sta.rdb
..........................\..\clock.sta_cmp.8_slow.tdb
..........................\..\clock.syn_hier_info
..........................\..\clock.tis_db_list.ddb
..........................\..\clock.tmw_info
..........................\..\logic_util_heursitic.dat
..........................\..\lpm_divide_1dm.tdf
..........................\..\lpm_divide_45m.tdf
..........................\..\lpm_divide_agm.tdf
..........................\..\lpm_divide_d8m.tdf
..........................\..\pre
Related instructions
  • We are an exchange download platform that only provides communication channels. The downloaded content comes from the internet. Except for download issues, please Google on your own.
  • The downloaded content is provided for members to upload. If it unintentionally infringes on your copyright, please contact us.
  • Please use Winrar for decompression tools
  • If download fail, Try it againg or Feedback to us.
  • If downloaded content did not match the introduction, Feedback to us,Confirm and will be refund.
  • Before downloading, you can inquire through the uploaded person information

Nothing.

Post Comment
*Quick comment Recommend Not bad Password Unclear description Not source
Lost files Unable to decompress Bad
*Content :
*Captcha :
CodeBus is one of the largest source code repositories on the Internet!
Contact us : 632832888@qq.com
1999-2046 CodeBus All Rights Reserved.