Hot Search : Source embeded web remote control p2p game More...
Location : Home Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog

Enc_With_Punc---2011-11-28-v3.0

  • Category : VHDL-FPGA-Verilog
  • Tags :
  • Update : 2013-07-16
  • Size : 2.38mb
  • Downloaded :0次
  • Author :
  • About : Nobody
  • PS : If download it fails, try it again. Download again for free!
Download1 Download2
Don't use download software fo downloading.
If download fail,Try it again for free.
Introduction - If you have any usage issues, please Google them yourself
Viterbi Decoder With Puncture and Depuncture, Verilog Code,clock puncture ,
Packet file list
(Preview for download)


Enc_With_Punc - 2011-11-28-v3.0\enc_souc.txt
...............................\my_convolution_7_tb.v
...............................\my_enc_viterbi.v
...............................\enc_my_v7_len7.txt
...............................\Puncture_Top.v
...............................\clock_divid.v
...............................\Puncture_Top.v.bak
...............................\puncture34.v
...............................\puncture_Top_tb.v
...............................\modelsim.ini
...............................\vlog.opt
...............................\puncture_Top_tb.v.bak
...............................\my_enc_viterbi.v.bak
...............................\proj_1.prj
...............................\proj_1.prd
...............................\dec_out.txt
...............................\depuncture34_tb.v
...............................\depuncture.v
...............................\depuncture_top.v
...............................\acsu.v
...............................\bmu.v
...............................\butterfly.v
...............................\d_ff.v
...............................\mux.v
...............................\smu.v
...............................\test_bench_win.v
...............................\depuncture_top.v.bak
...............................\test_viterbi_top
...............................\test_viterbi_top.bak
...............................\test_viterbi_top.v
...............................\test_viterbi_top.xml
...............................\test_viterbi_top_tb.v.bak
...............................\test_viterbi_top.v.bak
...............................\puncture34.v.bak
...............................\depuncture.v.bak
...............................\d_ff.v.bak
...............................\smu.v.bak
...............................\my_dec_out.txt
...............................\vish_stacktrace.vstf
...............................\dpram.v.bak
...............................\rstmem.txt
...............................\top.v.bak
...............................\test_bench_unix.v
...............................\mem.v
...............................\dpram.v
...............................\vsim.wlf
...............................\test_viterbi_top_tb.v
...............................\tcl_stacktrace.txt
...............................\top.v
...............................\work\_info
...............................\....\clock_divid3\_primary.vhd
...............................\....\............\verilog.psm
...............................\....\............\_primary.dat
...............................\....\...........4\_primary.vhd
...............................\....\............\verilog.psm
...............................\....\............\_primary.dat
...............................\....\my_convolution_7_tb\_primary.vhd
...............................\....\...................\verilog.psm
...............................\....\...................\_primary.dat
...............................\....\................\_primary.vhd
...............................\....\................\verilog.psm
...............................\....\................\_primary.dat
...............................\....\puncture_top\_primary.vhd
...............................\....\............\verilog.psm
...............................\....\............\_primary.dat
...............................\....\........34\_primary.vhd
...............................\....\..........\verilog.psm
...............................\....\..........\_primary.dat
...............................\....\.........._tb\_primary.vhd
...............................\....\.............\verilog.psm
...............................\....\.............\_primary.dat
...............................\....\........_@top_tb\_primary.vhd
...............................\....\................\verilog.psm
...............................\....\................\_primary.dat
...............................\....\acsu\_primary.vhd
...............................\....\....\verilog.psm
...............................\....\....\_primary.dat
...............................\....\bmu\_primary.vhd
Related instructions
  • We are an exchange download platform that only provides communication channels. The downloaded content comes from the internet. Except for download issues, please Google on your own.
  • The downloaded content is provided for members to upload. If it unintentionally infringes on your copyright, please contact us.
  • Please use Winrar for decompression tools
  • If download fail, Try it againg or Feedback to us.
  • If downloaded content did not match the introduction, Feedback to us,Confirm and will be refund.
  • Before downloading, you can inquire through the uploaded person information

Nothing.

Post Comment
*Quick comment Recommend Not bad Password Unclear description Not source
Lost files Unable to decompress Bad
*Content :
*Captcha :
CodeBus is one of the largest source code repositories on the Internet!
Contact us : 632832888@qq.com
1999-2046 CodeBus All Rights Reserved.