Description: Clock with Verilog HDL language written procedures, including clock binary counter module, digital display and alarm modules. The CPLD chip has been tested (in development environment I did not find VerilogHDL, we chose VHDL, in fact, they are not the same ...)
To Search:
File list (Check if you may need any files):
test12.v
Download