Welcome![Sign In][Sign Up]
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: mux Download
 Description: To 32 magnitude optional 20 MHZ clock frequency division.After using crossover frequency as the clock signal synchronization after level 16 counter modules.Four counter output signal can be used to control the MUX timing acquisition of data channel.
 Downloaders recently: [More information of uploader 曾玉]
 To Search:
File list (Check if you may need any files):
 

mux.v
    

CodeBus www.codebus.net